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Abstract
This work provides a wide knowledge of the electronic noise, its physical modeling, its
behavior in time-domain and frequency-domain and its simulation. Then the thesis focuses
on the feasibility study and an example of design of a low-noise LDO voltage regulator.
To reach low-noise performance the main noise sources are analyzed (Error Amplifier,
Voltage Reference and the Voltage Feedback Network) and then a deepen study of the
regulation loop is made because its performance are crucial for noise. This work illustrates
an example of design to reach low-noise performance, many other design choices and
specific topologies could be taken into account, however, this work proposes to explore
the minimum noise-limits of the classical configuration of a voltage regulator (voltage
reference+error amplifier+resistive feedback network) and to give some useful concepts of
electronic low-noise design.
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Chapter 1
Electronic Noise
The Electronic Noise is a small voltage or current fluctuation generated by the circuit
itself, may be amplified or reduced but not completely eliminated. The main causes of
electronic noise are the thermal agitation of carriers and the charge quantization, but
there are many other physical phenomena and many others have yet to be discovered.
The amplitude and phase of noise are a random process and therefore we can not predict
their behavior in time, but using statistical methods it is possible to obtain a spectral
model of noise.
The noise is an important subject to study because it sets the lowest signal level that
can be elaborated with acceptable quality, nowadays this is one of the most important
problems that affects circuits for the signal elaboration, above all those portables, because
the scaling of voltages and currents decreases the SNR =
Psignal
Pnoise
(Signal to Noise Ratio)
of the signal. For this reason we should supply these devices with a ”as clean as possible”
source (i.e. ”less noisy as possible”) and then we need a voltage (or current) regulator
with a good noise performance.
Fig. 1.1: Examples of noisy voltages
1.1 Statistical Characterization of noise
Noise is a random process, so its complete behavior is very difficult to know, but to make
simple predictions we just need to know few statistical quantities like the mean value and
variance to model noise in the time domain and power spectral density (PSD) to model
noise in the frequency domain.
An important property of noise is the stationarity and ergodicity (this is not a general
characteristic of all types of noise but for this discussion will be taken as a property).
Stationarity means that observing little and separated portions of the noisy signal, we
find the same characteristics (i.e. mean and variance) in every portion.
Ergodicity means that, taken a set of identical systems (ensemble) and fixed a temporal
reference, the statistical averages of the ensemble converge (
.
=) to the temporal averages
(Formulas (1.1) and (1.2)).
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vn(t) = lim
T→∞
1
T
∫ +T
2
−T
2
vn(t)dt
.
= E[vn(t)] =< vn(t) > (1.1)
v2n(t) = lim
T→∞
1
T
∫ +T
2
−T
2
v2n(t)dt
.
= E[v2n(t)] = σ
2
vn (1.2)
We can help ourselves to understand this concept looking the Figure 1.2, henceforth we
don’t use the concept of ensemble because the noise of one device (element of ensemble)
is sufficient to show the entirely noise performance, and so we concentrate only on the
temporal averages.
Average over time
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Fig. 1.2: Ensemble and temporal average
The noise mean is zero, we can convince ourselves looking the Figure 1.1, so referring
to Eq. (1.1):
< vn(t) >= 0
As regard the variance we have to make a brief introduction, in the signal theory it is
defined the autocorrelation of a signal x(t) as in Eq. (1.3):
rxx(τ) = lim
T→∞
1
T
∫ +T
2
−T
2
x(t)∗x(t+ τ)dt (1.3)
The Available Power (it is the statistical power) of the signal is the autocorrelation in
the origin rxx(0) (signals are overlapped), and considering that x(t)
∗x(t) = |x(t)|2 :
Pav = rxx(0) = lim
T→∞
1
T
∫ +T
2
−T
2
|x(t)|2dt ≥ 0 (1.4)
Thus the comparison between Eq. (1.4) and Eq. (1.2) becomes easy because a signal
in the real world is a real-valued signal and so (thinking to a voltage signal vn(t)):
|vn(t)|2 = vn(t)2
thus:
Pav = σ
2
vn (1.5)
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or even the root mean square value:
vn,RMS =
√
σ2vn = σvn (1.6)
Note that the available power Pav of a noise signal is ever greater than zero, just think
that the power is proportional to the area of the vn
2 as in the Figure 1.3 (an area is a
positive value).
T
t
v(t)
T
t
v2(t)
| |2
Fig. 1.3: Voltage squared noise
Now we start to think what happens in the frequency domain: a deterministic signal
like a sine wave or a square wave has its power concentrated only at certain frequen-
cies (i.e. lines) so the spectrum looks like a lines spectrum. The total power is simply
the arithmetic sum of the power of the single harmonics. A non-deterministic signal
like noise, has an infinite number of harmonics, that is a continuous spectrum. The power
is thus distributed at all frequencies and so is called a Power Spectral Density (Figure 1.4).
Frequency
PSD
power
Fig. 1.4: Power Spectral Density
Ptot =
∫ +∞
−∞
PSD(f)df (1.7)
where the PSD(f) has the physical dimension of
[
V 2
Hz
]
thinking to a voltage signal or[
A2
Hz
]
thinking to a current one.
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Are we sure that Ptot = Pav?
The demonstration is simple because Wiener -Khinchin theorem shows that, in parti-
cular conditions that we can consider satisfied with random processes of electronic noise:
rxx(τ) =
∫ +∞
−∞
S(f)ej2piτfdf (1.8)
we know that:
Pav = rxx(0) =
∫ +∞
−∞
S(f)df (1.9)
and so comparing Eq. (1.9) with Eq. (1.7) we can conclude that Pav = Ptot = σ
2
vn and
S(f) is just the PSD(f).
We can also observe that inverting Eq. (1.8):
S(f) =
∫ +∞
−∞
rxx(τ)e
−j2piτfdτ (1.10)
we find that
S(f) = PSD(f) = F [rxx(τ)] (1.11)
where F [·] means the Fourier Transform.
Summarizing, the PSD(f) represents the power (statistical) of the noise signal in the
frequency domain so it is the best physical quantity to study the noise performance of an
electronic device because knowing the bandwidth of the system (B) we can easily find the
total power of noise that affects the circuit using Eq. (1.12) (with a good approximation
because the real bandwidth is 0 < f < +∞).
Pnoise =
∫ +B
−B
PSD(f)df (1.12)
Note that Eq. (1.7) and Eq. (1.12) use the bilateral spectrum −∞ < f < +∞, for-
tunately we work with real-valued signals so thanks to the Hermitian symmetry H(f) =
H(−f)∗, the module of PSD(f) over the negative band −B is the same as over the positive
band +B, therefore Eq. (1.12) simplifies in:
Pnoise =
∫ +B
0
2× PSD(f)df =
∫ +B
0
PSD(f)′df (1.13)
However the factor 2 in Eq. (1.13) is only a scale factor, so for the rest of this work
and for practical simplicity we will use Eq. (1.14):
Pnoise =
∫ +B
0
PSD(f)df (1.14)
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1.2 Types of Noise
Electronic devices are affected by external noise (or environmental noise) and internal
noise (or semiconductor noise), we will focus on the latter one in this work.
Semiconductor noise is self-generated by the device itself, there are many known phy-
sical sources of this noise. Thermal, Shot and Flicker are the main noise sources, but
there are also many unknown physical sources.
1.2.1 Thermal Noise
Thermal Noise is always associated with a passive physical resistance, it is due to the
random thermal motion of electrons (random ”walk”) that cause random fluctuations in
the voltage measured across the conductor, this does not require a DC current flux so even
a disconnected resistor shows thermal noise. The carrier agitation (electrons and holes) is
favored by the temperature and thus thermal noise is directly proportional to the absolute
temperature T (in Kelvin).
In a resistor R, thermal noise can be represented alternatively by a Thevenin or a
Norton representation as shown in in Figure 1.5
v2n
R
Ri2n
Fig. 1.5: Equivalent circuits of resistor thermal noise, R is a noiseless resistor
The expressions of powers are (k is the Boltzmann constant):
v2n = 4kTR∆f (1.15)
i2n =
4kT
R
∆f (1.16)
and PSD:
Sv(f) =
v2n
∆f
= 4kTR (1.17)
Si(f) =
i2n
∆f
=
4kT
R
(1.18)
As we can see from Eq. (1.17) and Eq. (1.18), the PSD (either voltage or current)
is white, so its spectrum is independent of frequency (Figure 1.6), indeed this is true at
least until about 1013Hz. The terminology white derives from the analogy with the solar
spectrum, if we ”see” a radiation with a similar spectrum in the visible band we feel the
color white.
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f
Sv(f)
4kTR
Fig. 1.6: Voltage power spectral density
In general if we have an impedance Z(jω) measured at a generic port of a linear and
passive network, only the resistive passive part (real part, so <[Z(jω)] ) generates noise,
and the equivalent circuit is represented as in Figure 1.5 with the noiseless resistance and
PSD:
v2n
∆f
= 4kT<[Z(f)] (1.19)
i2n
∆f
=
4kT
<[Z(f)] (1.20)
the imaginary part =[Z(jω)] represents the reactance and doesn’t generates thermal
noise.
1.2.2 Shot Noise
Shot Noise is always associated with a DC current flux through a potential barrier of a
junction, so it is present most in diodes and BJT and is minor in MOS transistor. It is
due to the uncertainty on the number of carriers passing the potential barrier, since the
passage of the barrier is a random event because of only those carriers having enough
energy are able to pass the barrier. This is translated in fluctuations (i.e. shot noise) of
the current from the mean value, best expressed in terms of mean-square variation:
i2n =
(
i(t)− IDC
)2
= lim
T→∞
1
T
∫ T
0
(
i(t)− IDC
)2
dt
The spectrum of a signal compound by the series of random independent pulses (i.e.
shots) can be shown to be constant in frequency (i.e. white), and the PSD of shot noise
is:
i2n
∆f
= 2qIDC (1.21)
q is the elementary charge. Equation (1.21) is valid until the frequency not approaching
1/τ , where τ is the transit time of carriers to cross the depletion region of the potential
barrier. With recent technologies 1/τ is at least in the GigaHertz bandwidth, therefore at
all effects we will consider shot noise as a white noise.
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f
2qIDC
i2n
∆f
Fig. 1.7: PSD of shot noise
1.2.3 Flicker Noise
Flicker Noise is a quite strange type of noise, its physical causes are nowadays not fully
understood, it affects all active devices and also carbon resistors. The transistor MOS
shows an important contribute of flicker noise because the drain current flows near the
interface substrate-SiO2. This interface is full of dangling bonds (Figure 1.8), due to the
material discontinuity, that act as traps for carriers and this leads to fluctuations in the
current (i.e. noise).
Fig. 1.8: Defects at the interface in the Metal Oxide Semiconductor structure
In general, however, Flicker noise can be produced by discontinuities that the current
meets for the imperfections of the material.
Flicker noise has a spectral density:
i2n
∆f
= Kf
Ia
f b
(1.22)
where Kf is a particular process constant, I is the direct current, a is a constant in
the range 0.5 to 2, b is a constant of about a unity and, of course, f is the frequency.
We note that Flicker noise exists only if there is a DC current flux, and in the case
b=1 it takes the form of 1/f noise as in Figure 1.9 (flicker noise is also called 1/f noise
or pink noise). The unknown constant Kf can vary orders of magnitude from different
types of transistors and also can vary randomly from transistors of the same wafer, so this
parameter is a fitting parameter determined from measurements on a number of devices
from a given process.
Electronic devices are affected by lots of noise sources, many of them are still in the
study phase, like Burst or Avalanche noise for example, in this work we take into account
only thermal, shot and flicker noise because they are the main noise sources in transistors
(bipolar and MOS) and resistors.
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Fig. 1.9: PSD of Flicker noise
1.3 Noise Models in IC Devices
The three noisy devices taken into account in this work are resistors, bipolar transistors
and MOS, the fourth element very used in integrated circuits (IC) is the capacitor, but
an ideal reactive component doesn’t show noise.
Resistors Noise is already been explained and the equivalent model is shown in Fi-
gure 1.5, its PSDs are Eq. (1.17) and Eq. (1.18).
1.3.1 MOS Transistor
G
S
D
i2d
Fig. 1.10: MOS Noise model
The MOS transistor has two main noise sources, thermal and flicker, both of them
influences the drain current, at the input port (gate-source) there isn’t a DC current so
(in the approximation of no leakage) is a noiseless port. The MOS noise model is shown
in Figure 1.10 and the noise PSD is:
i2d
∆f
=
i2th
∆f
+
i21/f
∆f
(1.23)
Thermal Noise exists because of the drain-source channel is a resistive channel:
i2th
∆f
= 4kTγgm (1.24)
The constant γ is 2/3 for long-channel MOS (for L greater than few µm) and is about
2-2.5 for short-channel devices, gm is the transconductance.
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Flicker Noise is explained in Page 7 and is modeled as:
i21/f
∆f
=
KfId
L2Cox
1
f
∝ 1
f
(1.25)
The noise power is:
i21/f =
∫ f2
f1
KfId
L2Cox
1
f
df =
KfId
L2Cox
ln
f2
f1
(1.26)
It’s interesting to note that every frequency decade has the same Power because the
ratio ln
f2
f1
is constant.
Looking the Eq. (1.26) a question arises: what happens if f1 tends to zero? (Ap-
pendix A.1)
Another important parameter for MOS Noise performance (and for a certain techno-
logy) is the Corner frequency that it determines the minimum frequency where the Flicker
noise is smaller (and then can be confused) than Thermal noise (Figure 1.11).
o
Fig. 1.11: corner frequency
We can calculate corner frequency equating Eq. (1.24) with Eq. (1.25):
fco =
Kf
4kTγL2Cox
1
gm/Id
(1.27)
The parameter
1
gm/Id
is relatively constant for a fixed technology, so the corner fre-
quency is relatively constant at a certain L, in fact the best design parameter to vary
Flicker Noise is fco ∝ 1
L2
, the corner frequency can be at hundreds of kHz for submicron
transistors.
To vary the noise in a MOS transistor we can change either the physical dimensions
(W and L) and the bias drain current ID.
1.3.2 Bipolar Transistor
Bipolar transistor shows shot noise in the collector and base current:
i2c
∆f
= 2qIC (1.28)
i2b
∆f
= 2qIB (1.29)
10 Electronic Noise
B
C
E
i2c
i2b
v2b
Fig. 1.12: BJT Noise model
and thermal noise due to the base resistance Rb (this is a physical resistance):
v2b
∆f
= 4kTRb (1.30)
There are also resistances at collector and emitter that generates thermal noise but, in
practice, their contribute is negligible, instead the noise of base resistance is then amplified
by the device and is not so small at the output (collector or emitter).
Indeed, Flicker Noise is observed also in BJT and is modeled as a current noise source
at the base:
i2b,1/f
∆f
= KfI
α
B
1
f
(1.31)
It is possible to define the corner frequency also for the base current noise, anyway,
for bipolar transistors using careful processing, fco can be as low as 100Hz, so the flicker
noise contribute can be negligible.
To vary the noise in a BJT we can only change the bias current IB and consequently
IC = βIB.
1.4 Circuit Noise Calculations
We introduce the argument with a simple example: the series of two resistors as shown in
Figure 1.13.
v21
R1
v22
R2
v2T
Fig. 1.13: Noise produced by two resistors in series
Resistors R1 and R2 have respective noise generators (assuming a 1Hz bandwidth):
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v21 = 4kTR1
v22 = 4kTR2
Considering the time domain, the total noise voltage is:
vT (t) = v1(t) + v2(t)
and thus:
vT (t)2 = v1(t)2 + v2(t)2 = v1(t)2 + v2(t)2 + 2v1(t)2v2(t)2 (1.32)
Since v1(t) and v2(t) arise from different resistors, they can be considered independents
and so 2v1(t)2v2(t)2 = 0, therefore Eq. (1.32) becomes:
vT (t)2 = v1(t)2 + v2(t)2 (1.33)
In the frequency domain:
v2T = v
2
1 + v
2
2 = 4kT (R1 +R2) (1.34)
it’s as there is an only resistance R1 +R2 that produces the noise.
This is a simple example but, seeing Eq. (1.34), it seems that the two PSD are simply
added, this is true for all noise sources if we use the Noise models described in Sec. 1.3
because the noise sources derives from different physical processes and thus are indepen-
dents.
To calculate the Noise in an arbitrary circuit we proceed in this way:
1. We have to use the AC-circuit because the noise is assumed to be a small signal,
so we have to short all independent voltage generators and to open all independent
current generators.
2. For every Noise Source (vn,x or in,x), we have to calculate the transfer function (TF )
to the output (vn,o or in,o):
Hx(s) =
sn,o
sn,x
3. Under the hypothesis of independents sources we can calculate the total PSD:
s2n,o
∆f
=
∑
x
|Hx(j2pif)|2
s2n,x
∆f
4. Let’s calculate the noise power at the output:
s2n,o =
∫ f2
f1
s2n,o
∆f
df
Important: since the Noise has a random phase (why? see Appendix A.2), the only
quantity of interest is the module of the noise, so even for the transfer function we are
interested only at its module |Hx(j2pif)|2, henceforth in this work we will use the more
common annotation Hx(j2pif)
2, but we must remember that we are referring at the mo-
dule.
12 Electronic Noise
Now we know how to calculate the output PSD or power, in some circuits we are
interested exactly at the output noise, but in others, like systems closed in feedback, this
is not the best way to treat the noise. A better choice is to think noise concentrated at
the input as in in Figure 1.14.
Noisy
Circuit
v2n,o
Noisless
Circuit
v2n,o
v2n,i
i2n,i
Zs Zin
A(s)A(s)
Za
Fig. 1.14: Input-referred noise
In general the input-referred noise model expected a voltage noise generator v2n,i and
a current noise generator i2n,i (a 1Hz bandwidth is assumed), if the noiseless circuit has a
transfer function A(s)2 =
vn,o(s)2
vn,in(s)2
with vn,in(s)2 is the voltage at the Zin port:
vn,o(s)2 =
(
Zin(s)
Zin(s) + Zs(s)
)2
A(s)2vn,i(s)2 + (Zin(s)//Zs(s))
2A(s)2in,i(s)2 (1.35)
To calculate vn,i(s)2 and in,i(s)2 is simple:
• we short the input port Za = 0 in the Noisy circuit and Zs = 0 in the Noiseless
one in Figure 1.14 and then we equate the vn,o(s)2, in agreement with Eq. (1.35)
(Zs = 0) we find
vn,i(s)2 =
vn,o(s)2
A(s)2
• we open the input port Za = ∞ in the Noisy circuit and Zs = ∞ in the Noiseless
one in Figure 1.14 and then we equate the vn,o(s)2, in agreement with Eq. (1.35)
(Zs =∞) we find
in,i(s)2 =
vn,o(s)2
Z2inA(s)
2
Now we have all the elements to analyze the noise performance of a circuit. For com-
pleteness we study a very important (and surprising) example.
Ri2n C
v2n,o
Fig. 1.15: RC cell
In a simple RC cell, Figure 1.15, that it can be either a Low-pass or a High-pass filter,
noise is produced by the resistance:
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i2n
∆f
=
4kT
R
and the capacitor shapes the PSD (spot noise) because acts on the transfer function:
vn,o
in
=
R
1 + sRC
and thus:
v2n,o
∆f
=
∣∣∣∣ R1 + j2pifRC
∣∣∣∣2 i2n∆f (1.36)
The capacitor makes a pole at the frequency f0 =
1
2piRC
. The PSD is plotted in
Figure 1.16 by varying the resistance R.
10-15
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Fig. 1.16: Spot noise, C=10pF
Integrating Eq. (1.36) we calculate the power :
v2n,o =
∫ fMAX
fmin
∣∣∣∣ R1 + j2pifRC
∣∣∣∣2 4kTR df (1.37)
so,
v2n,o =
∫ fMAX
fmin
R2
1 + 4pi2f2R2C2
4kT
R
df (1.38)
which, since ∫
1
1 + x2
dx = tan−1(x) (1.39)
it reduces to:
Pn,o =
2kT
piC
tan−1(2piRCf)
∣∣∣∣fMAX
fmin
(1.40)
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or the more common used RMS value (Figure 1.17):
VRMS =
√
Pn,o =
√
2kT
piC
tan−1(2piRCf)
∣∣∣∣fMAX
fmin
(1.41)
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Fig. 1.17: Integrated noise, C=10pF
If we consider the full bandwidth Eq. (1.41) reduces to:
VRMS
∣∣∣∣fMAX→∞
fmin→0
=
√
kT
C
(1.42)
This is an important and curious result that shows us that the VRMS is independent
from the resistance as shown in Figure 1.17 where we see that at a f >> f0 the RMS
value does not increase more and all the three curves converge at
√
kT
C
.
This ”curious” result leads us to think that if we want to reduce the Noise we must
increase the capacitor, this is completely true if we are interested in the full bandwidth
noise, but if we have a Noise specific in a frequency range fmin < f < fMAX , some R-C
values can be better that others (think to consider the fMAX = 100kHz in the Figure 1.17)
and so we have to design in an efficient way.
Chapter 2
Realizations
Until now we talked about the Noise always referring to the PSD (Power Spectral Density),
but in the time domain how is it manifested?
Some white noise sources as thermal and shot have a Gaussian distribution of ampli-
tudes in the time domain, but in general a Noise PSD has any shape and not necessarily
constant, so we can not to know how is its time behavior. The only thing we can made is
trying to observe directly in the time domain the signal or, if we have a measure of the
PSD, to make a Realization in time.
During my stage at Infineon Technologies Italia I spent a time period to realize a pro-
gram in Matlab to make some Realizations in time domain from a PSD measure or a PSD
simulation (Noise Analysis) to solve the following problem:
To characterize the stability of an LDO (Linear Voltage Regulator with Low Drop Out)
it is convenient to apply a ILOAD step very small (that can be treated as a small signal and
at a first approximation it doesn’t change the DC operating point of the regulator ILOAD,
Vo,REG) and to measure the output voltage, this is made for ”all” operating conditions:
CL, RESR, ILOAD, temperature, etc... A voltage regulator may be modeled as a 2 poles
system (this is explained in Chapter 3) so its voltage response to a load current step may
be oscillatory or monotonic in dependence to the Phase Margin (PM). Measuring the
amplitude of the overshoot it’s possible to calculate the PM, however, the amplitude of
the overshoot is small (mV or less) because the load current step is very small and if the
regulator presents a lot of Noise (Vo,N,RMS may be few mV ), it’s possible that the Noise
covers completely the voltage response (see Figure 2.1).
LDO
VBATT
CL
RESR
ILOAD(t) t1
t1
vpk-pk
+
-
Vo(t)
VN(t)
Fig. 2.1: Stability measure in a Noisy LDO
However the output voltage doesn’t diverge if the regulator is stable, but measuring
the overshoot become impossible because of Noise. The best solution would be to project
a Low Noise voltage regulator, but if Noise is not a specific we can design a Noisy LDO
and however we would like to measure its stability.
Since it’s useless to make the measure of the overshoot, we rely on the Noise simulations
and their subsequent realization in time domain. Referring to Figure 2.1, it was established
that if the realization in time domain presents a noise band less than 3mVpk−pk (1.5mVpk)
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the stability is assured because the phase margin is surely greater than 20 − 25◦ (the
minimum allowed), but if the Vpk−pk is greater than 3mV the system may be unstable or
may have a too small phase margin.
To make this test we have to be able to make a temporal realization from a PSD
simulation.
Let’s show first how to obtain the PSD from a signal in time domain, that is an easier
and introductory problem, and then we show how to make a temporal realization from a
PSD.
2.1 PSD Calculation
We have N samples from a signal in time domain (so Real numbers) x(nTs) with n =
1, 2, ..., N and
1
Ts
is the sampling frequency, at first we have to calculate the Discrete
Fourier Transform (DFT). DFT supposes to receive a periodic repetition of input samples
and it returns N values Xk (Complex numbers) that are the Fourier Coefficients, in
Eq. (2.1):
X(k∆f) =
1
N
N∑
n=1
x(nTs)e
−j
2pi
N
(n−1)(k−1)
(2.1)
∆f =
1
NTs
is the frequency quantum and k is an integer variable. Matlab calculates
Eq. (2.1) using an FFT algorithm (Fast Fourier Transform) that is faster that the exact
calculation of DFT.
An important thing to know is that, because of the hypothesis that input samples are
a periodic repetition, the coefficients calculated refer to a periodic repetition in frequency
of the spectrum as in Figure 2.2.
fs/2-fs/2 fs-fs 2fs
f
0
|H(f)|
Fig. 2.2: Spectrum repetition
As depicted in Figure 2.2 only the red spectrum brings an information, the others
are only a repetition around kfs with k = ...,−2,−1, 1, 2, .... To note that if we sample
the signal at a rate fs, the maximum frequency at which it’s possible to have a correct
information is the Nyquist frequency
fs
2
, in agreement with the Nyquist Theorem.
Let’s look more closely how are the coefficients give back from Eq. (2.1) (remember
that are complex numbers), they are slightly different according that x(nTs) has an even
or odd number N of samples:
• Even
X(1), X(2), ..., X
(
N
2
)
, X
(
N
2
+ 1
)
, X
(
N
2
+ 2
)
, ..., X(N) (2.2)
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that they correspond to
X(f = 0), X(f = ∆f), ..., X
(
fs
2
−∆f
)
, X
(
fs
2
)
, X
(
fs
2
−∆f
)
, ..., X(f = ∆f)
(2.3)
the (·) means the complex conjugate.
• Odd
X(1), X(2), ..., X
(⌈
N
2
⌉)
, X
(⌈
N
2
⌉
+ 1
)
, ..., X(N) (2.4)
that they correspond to
X(f = 0), X(f = ∆f), ..., X
(
fs
2
−∆f
)
, X
(
fs
2
−∆f
)
, ..., X(f = ∆f) (2.5)
the d(·)e means the up rounding.
For simplicity we assume N is even, so referring to Relation (2.3), we note that about
the first half of coefficients bring the information of the module and phase and the second
half don’t add information because has the same module and inverted phase. This is
because of we are working with real-valued signals in time domain, so they enjoy (in
frequency) of the Hermitian property X(f) = X(−f). Eq. (2.1) and so Relation (2.3) refers
to the Bilateral spectrum (0 ≤ f ≤ fs or equivalently −fs/2 ≤ f ≤ +fs/2) but, thanks to
Hermitian symmetry, we can use only the Single-side spectrum so X(1), ..., X
(
N
2
+ 1
)
.
Now we have
N
2
+1 data that dimensionally are not a PSD, if for example the temporal
signal is a voltage v(t) , the |X(k∆f)| have the dimension of V olts, so it is necessary a
division for a frequency (or a root frequency).
Another fundamental feature is to conserve the power from the passage bilateral to
monolateral spectrum, this is simple because the total power of two harmonics is
|X(k∆f)|2 + |X(k∆f)|2 = A2 +A2 = 2A2
so we may replace them with a single harmonic of amplitude
√
2A.
PSD values (N/2 + 1 in total) can be calculated as:
V 2(k∆f)
∣∣∣∣
V 2/Hz
=
2|X(k∆f)|2
∆f
(2.6)
or the square root value:
V (k∆f)
∣∣∣∣
V/
√
Hz
=
√
2|X(k∆f)|√
∆f
(2.7)
or, in a common logarithmic scale (Rref is a reference resistance, usually is 50Ω):
V (k∆f)
∣∣∣∣
dBm/Hz
= 10log10

V 2(k∆f)
∣∣∣∣
V 2/Hz
Rref × 1mW
 (2.8)
These Relations (2.6), (2.7) are used for X(k) with k = 2, 3, ..., N/2 because these har-
monics are mirrored (bilateral spectrum), otherwise X(1) (DC component) and X(N/2+1)
(fs/2 component) are unique (see Relation (2.3)) so don’t need of the 2 and
√
2 factors
respectively in Relations (2.6), (2.7).
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The frequency axis is discretized in N/2 + 1 values equispaced by ∆f , thus f =
0,∆f, ...,
fs
2
−∆f, fs
2
.
Total Power may be calculated in this way:
Ptot
∣∣∣∣
V 2
= ∆f
N/2+1∑
k=0
V 2(k∆f)
∣∣∣∣
V 2/Hz
(2.9)
ans thus:
VRMS
∣∣∣∣
V
=
√
Ptot
∣∣∣∣
V 2
(2.10)
An example of PSD calculation is in Appendix A.4.
2.2 Realization in time domain
To realize a signal from the frequency to the time domain, the core of this ”transformation”
is the Inverse DFT :
x(nTs) =
N∑
k=1
X(k∆f)e
+j
2pi
N
(n−1)(k−1)
(2.11)
N is the total number of frequency samples.
In general we may have as input a PSD single-sided spectrum (the module) existing
in fmin < f < fMAX with N
′ points equispaced. In most cases, both in simulations or
in measures with network analyzer, we have points equispaced in a logarithmic scale, for
working the Relation (2.11) needs equispaced points in linear scale with a fixed ∆f , so if
it is necessary, we must interpolate data to obtain (from N ′ points to M points):
V (fmin), V (fmin + ∆f), ..., V (fMAX −∆f), V (fMAX) (2.12)
There are M points equispaced by ∆f (M is not chose at random). We will assume
V (k∆f) have dimension of V/
√
Hz, if they derive from a measure with Network Analyzer,
probably they could be in dBm, so at first we have to make the conversion, considering
that:
P (k∆f)
∣∣∣∣
dBm/Hz
= Pmeasured
∣∣∣∣
dBm
− 10log10IFBW (2.13)
IFBW [Hz] is the Intermediate Frequency Bandwidth to set in the Network Analyzer.
And it is also:
P (k∆f)
∣∣∣∣
dBm/Hz
= 10log10

V 2(k∆f)
∣∣∣∣
V 2/Hz
Rin × 1mW
 (2.14)
so equating Eq. (2.13) to Eq. (2.14) we may calculate:
V (k∆f)
∣∣∣∣
V/
√
Hz
= 10
Pmeasured
∣∣∣∣
dBm
−10log10IFBW+10log10(Rin×1mW )
/20
(2.15)
2.2 Realization in time domain 19
Now we have PSD data of a single-sided spectrum, to obtain a correct realization in
time domain we have to pass to IFFT Relation (2.11) some coefficients in the form like
(2.3) with the Hermitian property and the same unit of measure.
Coefficients in (2.3) are equispaced by ∆f in 0 ≤ f ≤ fMAX so it’s necessary to
add a number m =
fmin
∆f
of points that cover the band 0 ≤ f < fmin, this points must
have zero amplitude so they don’t add power to the original spectrum. The best choice
is to be able to chose the frequency quantum ∆f (∆f must be chosen so that m will
be an integer number), in this way m is fixed and also the number M (2.12) is fixed
because M =
fMAX − fmin
∆f
. This implies that the total number of frequency points for
the single-sided spectrum is fixed too because is m+M =
fMAX
∆f
.
Now we multiply the values by
√
∆f to ensure the values represent Volts in this case,
and to convert them in complex numbers we associate for every value a random phase ϕ
generated from a uniform distribution (see A.2).
X(k∆f) = α+ jβ = V (k∆f)×
√
∆f × 1√
2
× ejϕ (2.16)
for k = 2, ...,m+M − 1.
The factor 1/
√
2 represents the necessity to split in 2 the power because the coeffi-
cients (2.3) represent the double-sided spectrum (the DC harmonic X(0) and the last at
fMAX X(m + M) are unique, so don’t need the factor 1/
√
2), see Figure 2.3 for clarity.
The last step is thus to mirror values (2.16) with opposite phase to respect Hermitian
symmetry.
X(1), X(2), ..., X(m+M−1), X(m+M), X(m+M+1), ..., X(N = 2m+2M−2) (2.17)
that they correspond to
X(f = 0), X(f = ∆f), ..., X
(
fMAX
2
−∆f
)
, X
(
fMAX
2
)
, X
(
fMAX
2
−∆f
)
, ..., X(f = ∆f)
(2.18)
To obtain a real-value signal from Eq. (2.11) we must set ϕ(X(fMAX/2)) = 0, the
phase of X(0) is not relevant because its module is null.
Fig. 2.3: Single-sided to Double-sided spectrum
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Let’s pass coefficients (2.18) to Eq. (2.11) and we obtain N N = 2m+ 2M − 2 values
that represent the amplitude of the signal in time-domain x(nTs) (in Volts in this case).
To obtain the time axis is simply because there are N points equispaced by the the
“sampling time” ts =
1
N∆f .
An example of realization is shown in Appendix A.5.
2.3 Test pk-pk and Comparison
The purpose of the Realization program is to be used for performing the 3mVpk−pk Test
as discussed in Chapter 2-Introduction.
The Test is performed by making a Realization v(nTs) in time domain of an input
PSD Single-sided spectrum, then we keep the absolute value |v(nTs)| so the signal is only
positive (remember that v(nTs) has zero-mean for construction), we define a threshold x%,
if the percentage of values |v(nTs)| that exceed 1.5mVzero−pk is more than x%, therefore
the Test is Failed, otherwise the Test is Successful. Test Failed means that we cannot
ensure the testability of the device, Test Successful means that the simulated LDO can
be considered stable.
The program Realization+Test is been conceived mainly to be used with the parame-
terization of Noise Simulations in CADENCE. For default the threshold percentage is set
x% = 95%, in this way the signal, to pass the test, would be remain in the band ±2σv,
however the failure percentage can be varied. Indeed the x% = 95% does not match the
±2σv because the realization v(nTs) has not a Gaussian distribution of amplitudes because
derives from a general PSD.
2.3.1 Measurement
As verification of my work and as example I report a measurement on a quite noisy LDO,
the setup is explained in A.2 and also I made some measures with the oscilloscope with
the same load conditions of Figure A.8 and the oscilloscope is simply connected at Vout.
ECE ECR EC= EC4 EC5 EC6
−E=C
−ERC
−EEC
−ECC
−9C
−8C
−7C NoiseBPSD
FrequencyB[Hz]
[d
B
m
)H
z]
AverageB−BPSDBfromBoscilloscopeBmeasures
NethAnalyzerBMeasureBlportB5CBohmp
CadenceBSimulationBESR=5Bohm
CadenceBSimulationBESR=5h7Bohm
CadenceBSimulationBESR=7Bohm
Fig. 2.4: Comparison between Measures and Simulations
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Let’s compare the integrated VRMS :
• in the approximately white bandwidth 100Hz ≤ f ≤ 100kHz:
Net.Analyzer − VRMS [mV ] Aver.Oscilloscope− VRMS [mV ] Simulation− VRMS [mV ]
0.84 0.86 0.91
• and in the full bandwidth 10Hz ≤ f ≤ 1MHz:
Net.Analyzer − VRMS [mV ] Aver.Oscilloscope− VRMS [mV ] Simulation− VRMS [mV ]
5.4 5.1 4.5
The resonant peak in relatively high frequency (see Figure 2.4) generates a lot of noise
and it derives from the small phase margin in this load condition, this example show us
that a good compensation is one of the most important thing to ensure for reaching low
noise performance.

Chapter 3
Noise in LDO
3.1 Introduction to LDO
+
-
BANDGAP
EA
BUFFER
VOUT
VREF
VIN
POWER
CL
RESR RL
+
-
Verr
βF
FEEDBACK
Fig. 3.1: Linear Voltage Regulator
A Voltage Regulator is a common circuit in ICs, it is indispensable in electronics
because, as the name says, it regulates and maintains constant the output voltage at a
variation of load RL. There are two classes of voltage regulators: Linears and Switching.
Switching regulators are complex to design and the output voltage is constant only in
”average” because the waveform is discontinue (”switched”) and so is ”dirty” of harmonics,
but their strength is the high efficiency that in theory could reach the 100%, in practice
good values obtained are 90− 96%.
Otherwise, Linear regulators are relatively simple to design, have a fast response to a
load/line step, and are generally low Noise, the weak point is the low efficiency :
ηLin−Reg =
POUT
PIN
=
ILOADVOUT
(ILOAD + IQ)VIN
<
VOUT
VIN
(3.1)
where IQ is the quiescent current that flows to ground but not in the load (VIN = VDD
in Figure 3.1).
Thus to maximize the efficiency we would work with VOUT ≈ VIN , the term VIN −
VOUT = VDO is just the drop-out voltage that falls across the pass device (VOUT − VIN =
|VDS | of the Power stage in Figure 3.1), the name LDO means Low Drop Out, so a linear
regulator with a voltage drop-out of few hundred of mV, so their efficiency is quite good.
A Linear Regulator is a negative feedback system, the circuit (Figure 3.1) tends to
delete the voltage error
Verr = βFVOUT − VREF → 0 (3.2)
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so
VOUT =
1
βF
VREF (3.3)
βF is a scale factor introduced by the Feedback and VREF is a voltage reference. The
power flux (so the ILOAD flux) flows through the power device to the load. Let’s give a
brief description of the blocks in Figure 3.1:
• BANDGAP: this is the circuit that generates the VREF , it must be precise respect
variations of VIN and Temperature, usually is not connected directly to VIN but it
is powered by an internal supply. This block produces a lot of Noise and is the most
critical block to reach low-Noise performance.
• ERROR AMPLIFIER: this is a single-ended OTA (Operational Transconductance
Amplifier) that produces a current proportional to the input voltage error iEA =
gmEAverr, then the current flows in the output resistance and produces a voltage
vout,EA = iEARout,EA. The role of this block is to amplify verr with high gain (this
is the core of the circuit), the higher the gain, the smaller will be the static error on
Vout.
• BUFFER: the buffer has an AC gain close to 1, its job is to drive the power stage
the best possible, so its output should be nearest as possible to the extremes VDD and
ground. This to ensure the maximum VGS to the power transistor. Moreover, the
buffer output resistance should be the smallest as possible to push in high frequency
the pole at the power stage input fpole =
1
2piRo,BUFFCin,POW
because this is a
parasitic pole.
• POWER: the power transistor may be both Bipolar or MOS and also to be N-type
or P-type. To design the pass device we have to make some tradeoffs, to reduce
the power loss through the pass device (Ppass = (Io(max) + IGND)VDO with VDO =
Vin−Vout) the best choice is a P-type transistor (specially P-MOS), instead to have
a fast response at the output it is convenient to use a N-type transistor due to its
smaller output resistance. A general comparison is summarized in Table 3.1, the
√
symbol represents the best choice.
N-type Power Pass Devices P-type Power Pass Devices
Parameter BJT MOS BJT MOS
VIN(min) VOUT + VDO VOUT + VDO VBE + VCE(sat)
√
VGS + VDS(sat)
VDO VBE + VCE(sat) VGS + VDS(sat) VCE(sat)
√
VDS(sat)
IGND 0A
√
0A
√
Io(max)/β 0A
√
Io(max) Highest
√
Low High Moderate
Ro 1/gmBJT
√
1/gmMOS ro rds
Tab. 3.1: Comparison power pass devices
• FEEDBACK: the most common element to sense the output voltage is a voltage
divider as in Figure 3.2:
VFB =
R2
R1 +R2
VOUT (3.4)
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and βF is the feedback factor
βF =
R2
R1 +R2
(3.5)
To design this simple divider we may choose the two resistors to set the right VOUT
in Eq. 3.4 (VREF is known), instead the value of the resistors fixes the feedback
current
IFB =
VOUT
R1 +R2
(3.6)
the smaller IFB is, the better is in terms of global efficiency.
R1
R2
VOUT
VFB IFB
Fig. 3.2: Sensing block
Regarding to CL and its parasitic RESR (Figure 3.1), the value of CL is chosen to
guarantee the stability of the LDO and to have a desired transient response to a load/line
step (velocity response, small over/undershoot, etc..). Usually a minimum value of CL(min)
and a maximum value of RESR(max) are specified to ensure the stability.
3.1.1 Steady-state performance
Some Static Regulating performance of a linear regulator are:
• LOAD REGULATION: this static parameter describes how much is the DC
variation (steady-state) of the output voltage respect to a load current variation,
that is:
LDR = RLDR =
∆VOUT
∆ILOAD
= Rout(REG) +Rparasitic ≈
ROL
1 + βAOL
∣∣∣∣
DC,ILOAD
(3.7)
where RLDR is the load-regulation resistance calculated in steady-state (DC) and
dependent from the load current ILOAD, Rout(REG) the closed loop output resistance
of the regulator, RPARASITIC the bonding and the PCB wire parasitic resistance,
ROL the open loop output resistance and the AOL the open loop gain of the regulator.
The load regulation has the dimension of a resistance and smaller is, the better is.
• LINE REGULATION: this is also a static parameter and it refers to output
voltage variations arising from DC changes in the input supply, that is:
LNR = Ain
∣∣∣∣
DC
=
∆VOUT
∆VIN
∣∣∣∣
DC
(3.8)
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LNR is the DC supply gain. In general the supply gain Ain is:
Ain(f) = Ain(REG) +Ain(REF )ACL
=
∆VOUT
∆VIN(REG)
∣∣∣∣
∆VREF=0
(f) +
∆VREF
∆VIN(REF )
ACL
∣∣∣∣
∆VIN(REG)=0
(f)
(3.9)
where ACL is the closed-loop gain of the regulator. Eq. 3.9 could be calculated with
superposition principle with respect to Figure 3.3. To correctly have a good voltage
regulation the supply gain may be the smaller as possible.
REF REG
VIN(REF)
VREF
VOUT
VIN(REG)
Fig. 3.3: Line regulation scheme
Usually in datasheets, instead of Ain, it’s possible to find the PSRR (Power Supply
Ripple Rejection, sometimes wrong called Power Supply Rejection Ratio):
PSRR(f) =
1
Ain(f)
(3.10)
so the PSRR(f) must be the highest as possible. The line regulation is simply
LNR =
1
PSRR(0)
3.1.2 AC analysis
The AC study of the regulator is important for the analysis of the Stability, we may model
the regulator as in Figure 3.4.
+
-
vFB
gmEAvFB
Rz
CEA
Ro,EA
+
-
vEA
+
- vEA
Ro,BUF
Cin,P
+
-
vBUF gmPvBUF
Ro,P CP
RESR
CL
RL
Vout
R1
R2
vFB
IL
ERRORlAMPLIFIER BUFFER PASSlDEVICE
FEEDBACK
VoltagelinjectionlforlLooplGain
Fig. 3.4: LDO’s AC model
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In Figure 3.4 all components are of easy intuition, otherwise the capacitor CP is the sum
of more components CP = Cpass−transistor + Cin−LOAD, Cin−LOAD is the input capacitor
of the load (every real load has its input capacitor) that is in parallel with RL.
To study the stability we refer at the Loop-Gain, to calculate it the best way is to use
the Middlebrook Voltage injection ([5]) breaking the loop as in Figure 3.4.
At low frequency (capacitors open) the Loop-gain T is
T
∣∣∣∣
DC
= gmEARo,EA × gmP
(
RP //RL//(R1 +R2)
)× R2
R1 +R2
(3.11)
and the general calculation in frequency leads to
T (f) = T
∣∣∣∣
DC
(
1 +
s
2pifzEA
)(
1 +
s
2pifzESR
)
(
1 +
s
2pifEA
)(
1 +
s
2pifo
)[(
1 +
s
2pif1
)(
1 +
s
2pif2
)] (3.12)
where:
fzEA =
1
2piRzCEA
(3.13)
fzESR =
1
2piRESRCL
(3.14)
fEA =
1
2piRo,EACEA
(3.15)
fo ∼= 1
2pi(Ro,P //RL)CL
(3.16)
and the terms in [...] are two of the most important parasitic poles (there are many
others):
f1 =
1
2piRo,BUFCin,P
(3.17)
f2 =
1
2pi(Ro,P //RL)CP
(3.18)
These pole at f1 is usually the lowest frequency parasitic pole because Cin,P is a quite
big capacitor Cin,P = Cgs +ApassCgd, the pass transistor is big because it has to supply a
high current with a low drop-out, so even the parasitic capacitors are big. To ensure this
pole is pushed in high frequency the buffer must have a quite low Ro,BUF , this requires a
challenging design.
If we are able to push parasitic poles in high frequency (at least over few MHz),
we can consider the LDO like 2 poles system (fEA, fo). We have the full control on
the error amplifier pole fEA, but the output pole fo can vary of several decades because
the value of CL can vary of orders of magnitude, this because is the final user (and not
the designer) that choose the value of CL according to various needs (temporal response,
over/undershoot, etc.). Usually is indicated the minimum value of CL that ensure the
stability, the user may choose any CL greater that CL(min) (usually CL(min) is few µF ),
anyway this is a big capacitor so there is associated a RESR, its value however is highly
unpredictable and varies from few tens of mΩ to Ω.
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From the designer point of view, to ensure the stability for all possible CL and IL is a
challenge and the dominant pole compensation can be made with an Internal compensation
(fEA is the dominant pole) or with an External compensation (fo is the dominant pole)
or a mix. A possible compensation choice is shown in Figure 3.5, where the first pole is
the error amplifier pole, then has been created a zero in the error amplifier and the second
pole that ensure the crossing (at 0dB) is the output pole. The zero of the ESR can help
to save the phase but its position is highly unpredictable. In Figure 3.5 are shown two
cases of output capacitor CL = 1µF and CL = 100µF to better understand how changes
the compensation.
To improve the compensation we can’t change appreciably the DC value of the loop
gain because this impacts on the static regulation error ε0:
ε0 ≈ 1
T0
(3.19)
and we would like it to be the smallest as possible.
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Fig. 3.5: Loop Gain proposed compensation
LDO quasi-ideal circuit for AC study
To study the STABILITY we may use a quasi-ideal model in Cadence as in Figure 3.6.
The Error Amplifier is designed to ensure a compensation like that of Figure 3.5 so
the fEA ≈ 40Hz and fzEA ≈ 4kHz, the output pole at fo depends on the IL and CL and I
used a ESR = 100mΩ. The most problematic parasitic pole at the gate of the pass-device
is at about f1 ≈ 5MHz and the other parasitic pole at f2 is at a higher frequency, we must
bring in mind that this is a quasi-ideal circuit so it doesn’t describe all parasitic poles, we
can assume that in the real circuit there are some parasitic poles close at 10MHz so the
Loop-Gain can not cross the 0dB at a frequency close to 1MHz. The voltage reference is
VREF = 1.2V and the voltage divider R1 = 63kΩ, R2 = 20kΩ is set to regulate Vo = 5V .
It will be explained further what is the effect of the Bypass capacitor CB.
The Loop-Gain module and phase is shown by varying the RL
(
IL =
5[V ]
RL
)
and CL:
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Fig. 3.6: Quasi-ideal LDO circuit
Name Vis RL
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Fig. 3.7: CL = 1µF , ESR = 100mΩ, CB = 0
• RL
The solid lines in Figure 3.7 are the Loop-Gain Module at respectively IL = 1A, 100mA, 10mA
and the dotted lines are the Phase, the resulting Phase margin is in Tab. 3.2.
• CL
The solid lines in Figure 3.8 are the Loop-Gain Module at respectively CL = 1µF, 10µF, 100µF
and the dotted lines are the Phase, the resulting Phase margin is in Tab. 3.3.
Note that the ESR is fixed in this case, in a real capacitor the ESR increases as the
capacitor increases (almost in a common capacitor, not in a high-performance one) so this
may help to save the phase and slightly increase the Phase margin.
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RL [Ω] PM [deg]
5 114
50 93
500 77
Tab. 3.2: Phase margin, CL = 1µF , ESR = 100mΩ, CB = 0
Name Vis CL
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 Loop Gain dB20  1e-06
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Fig. 3.8: IL = 100mA, ESR = 100mΩ, CB = 0
CL [µF ] PM [deg]
1 93
10 65
100 30
Tab. 3.3: Phase margin, IL = 100mA, ESR = 100mΩ, CB = 0
3.2 Noise Model LDO
To develop an LDO’s Noise model we refer to the block scheme in Figure 3.1, every block
produce some noise that we refer at its input as equivalent input noise, the proposed model
is depicted in Figure 3.9.
The Loop-gain T is:
T (s) = GAZAGPZoβF (3.20)
with ZA = ZA(s) and Zo = Zo(s) that contains poles and zeros as in Eq. 3.12.
The transfer functions (TF ) are:
VN,out
VN,BG
=
VN,out
VN,EA
=
GAZAGPZo
1 + T (s)
(3.21)
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Fig. 3.9: Noise model LDO
VN,out
VN,BUF
=
VN,out
VN,POW
=
GPZo
1 + T (s)
(3.22)
VN,out
VN,FB
= −GAZAGPZoβF
1 + T (s)
(3.23)
these transfer functions have to be intended for PSD quantities
(
i.e.
VN,out/
√
Hz
VN,X/
√
Hz
)
.
If we consider to be in the band of the regulator (|T | >> 1), the transfer functions
reduce to:
VN,out
VN,BG
=
VN,out
VN,EA
≈ 1
βF
(3.24)
VN,out
VN,BUF
=
VN,out
VN,POW
≈ 1
GAZAβF
<< 1 (3.25)
VN,out
VN,FB
≈ −1 (3.26)
as we can see the VN,POW and VN,BUF have a poor effect because are attenuated from
the regulation loop, and the strongest impact is from VN,BG and VN,EA because they are
injected at the input of the loop and ”see” the TF
1
βF
> 1.
Now we understand the importance of a good compensation to avoid a resonance peak
that arises a lot the 1/βF factor and it increases the input noise (an example is in Fi-
gure 2.4). To avoid the resonance peak the phase margin would be greater than about 60◦
and is difficult to guarantee this for all the operative conditions of the LDO.
Regarding the VN,FB the Eq. 3.23 is based on the hypothesis that the feedback block
is a VCVS (Voltage Controlled Voltage Source), this is true for a high impedance feedback
like an ADC+DAC but this is not true for the classical voltage divider, so it’s correct to
calculate directly the voltage divider Noise regardless Eq. 3.23.
Aim of the Thesis The aim of this work is to study the feasibility of a Low Noise LDO
with a VN,out ≤ 20µVRMS integrated output Noise in the bandwidth 10Hz ≤ f ≤ 100kHz.
We have just seen that the Noise produced by the power and the buffer is negligible,
so the output integrated noise is roughly
VN,out ≈
√
V 2N,out(BG) + V
2
N,out(EA) + V
2
N,out(FB) (3.27)
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where, in this case, VN,out(BG), VN,out(EA), VN,out(FB) are intended as the Noise, due
to these blocks, measured at the output of the regulator. Carefully, we have to partition
the Noise budget at the three blocks to reach the target of VN,out ≤ 20µVRMS .
3.2.1 Voltage Divider Noise
The Noise of the classical voltage divider feedback is shown in Figure 3.2, in the band of
the regulator (|T | >> 1), it is:
V 2N,out
∆f
=
V 2N,R1
∆f
+
(
R1
R2
)2 V 2N,R2
∆f
(3.28)
that, since βF =
R2
R1 +R2
, it reduces to
V 2N,out
∆f
=
1
βF
V 2N,R1
∆f
(3.29)
the complete calculation is in Appendix A.6.
This Noise is Thermal resistor noise so it’s white in the band of the regulator and
decreases with the loop-gain when this is smaller than one (so the regulator ceases to
regulate), to understand this is helpful to compare Figure 3.10 vs Figure 3.7 and Figure 3.11
vs Figure 3.8.
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Fig. 3.10: Feedback Noise, R1 = 63kΩ, R2 = 20kΩ, CL = 1µF , ESR = 100mΩ, CB = 0
We can see the peak due to the low phase margin, that increase the Noise, fortunately
this happens when the crossing frequency of the loop-gain is quite low respect 100kHz so
the integrated Noise is acceptable. Instead, when the loop-gain bandwidth is comparable
with 100kHz the integrated Noise is too high respect the available budget of 20µVRMS .
Consider a normal load condition IL = 100mA and CL = 1µF (the yellow curve in
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Fig. 3.11: Feedback Noise, R1 = 63kΩ, R2 = 20kΩ, IL = 100mA, ESR = 100mΩ, CB = 0
Figure 3.10), the integrated Noise at the frequency limit 100kHz is about 15µVRMS , this
is too much, the Noise (spot and integrated) scales with resistance:
V 2N,out ∝ R (3.30)
thus
VN,out ∝
√
R (3.31)
this implies that if resistors R1 and R2 increase of 10 so the output noise increases of√
10 ≈ 3.16, in this case the Noise will increase as in Tab. 3.4.
R1 [Ω] R2 [Ω] VN,out [µV ]
63k 20k 15
630k 200k 47
6.3M 2M 150
Tab. 3.4: Integrated Noise @100kHz, IL = 100mA, CL = 1µF , ESR = 100mΩ, CB = 0
To bypass this problem we have to create a pole at a frequency f  100kHz in the
transfer function (Spot Noise figure), this is made by the connection of a Bypass capacitor
CB in parallel to R1 as in Figure 3.6. This capacitor creates a pole at the frequency:
fB =
1
2piCBR1
(3.32)
The worst case for the pole fB (so when it is at the higher frequency) is with R1 = 63kΩ
and R2 = 20kΩ, in Figure 3.12 is shown the effect at the variation of CB.
From Figure 3.12 we may see that acceptable values for CB are CB ≥ 1nF , this
requires that CB should be an external capacitor, unfortunately this is a bad notice for
an integrated LDO but this is necessary for the Noise requirement.
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Fig. 3.12: Feedback Noise, R1 = 63kΩ, R2 = 20kΩ, IL = 100mA, CL = 1µF , ESR =
100mΩ
Increasing the divider resistances the Noise produced by themselves is increased, but
the frequency of pole is moved to a lower frequency as in Figure 3.13.
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Fig. 3.13: Feedback Noise, IL = 100mA, CL = 1µF , ESR = 100mΩ, CB = 1nF
Seeing Figure 3.13, it seems that the integrated Noise saturates at about 4µVRMS ,
this is true because, at least until to 100kHz, the Noise transfer function has a one
pole shaping like the simply R − C example in Paragraph. 1.4. So when the maximum
integration frequency (in this case 100kHz) is at least a decade greater than fB, the total
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integrated voltage VRMS saturates (Eq. 1.42) at:
VN,outRMS =
√
1
βF
kT
CB
(3.33)
Therefore the integrated Noise is determined by the CB, CB = 1nF leads to a VN,out =
4.15µVRMS and CB = 10nF leads to a VN,out = 1.31µVRMS .
3.2.2 Load Resistance Noise
The Noise of the Load depends at first from the load nature, if we supply a real circuit it
absorbs a current but injects some Noise. For example if the load is a physical resistance,
it injects its noise in the output node. From the load point of view the circuit is presented
as in Figure 3.14.
Ro,CL
RL
VN,RL
VN,o
Fig. 3.14: RLOAD Noise circuit
It is a voltage divider between RL and Ro,CL, so
VN,o√
∆f
=
Ro,CL
Ro,CL +RL
VN,RL√
∆f
(3.34)
Ro,CL is the closed-loop output resistance of the regulator, it varies in frequency and
it is dependent from the load current IL. To calculate it with an explicit calculation using
the circuit in Figure 3.4 it’s important to note that we have to remove RL and we have
to maintain the information on the IL by the insertion of a DC current generator as in
Figure 3.15.
Vo
IL
Ro,CL
Fig. 3.15: IL current generator for the calculation of Ro,CL
An easier way to calculate Ro,CL is to observe that a linear voltage regulator with
a voltage reference is a feedback system that tends to simulate an ideal V CV S block
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(Voltage Controlled Voltage Source), the output resistance of a voltage generator is ideally
null, so the output resistance of the regulator is a very small quantity:
Ro,CL(s)
∣∣∣∣
IL
=
Ro,OL(s)
1 + T (s)
∣∣∣∣
IL
(3.35)
It’s the open-loop output resistance Ro,OL = RP //(R1 +R2) ≈ RP (at low frequency)
reduced by the Loop-Gain, at high frequency the resistances in parallel at the output node
tends to the ESR of the CL. Ro,CL(f) is shown in Figure 3.16.
M1: 1.071519Hz 29.78405m
M2: 1.174898Hz 12.67754m
M3: 1.148154Hz 114.7799m
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Fig. 3.16: Ro,CL(f) [Ω], CL = 1µF , ESR = 100mΩ, CB = 1nF
Back to Noise, at low frequency Eq. 3.34 predicts that the Noise is strongly reduced
because Ro,CL  RL and at high frequency too is strongly reduced because Ro,CL ≈
RESR  RL, this is depicted in Figure 3.17.
The integrated noise at 100kHz as we can see in Figure 3.17 is always very small for
our purpose (about 5nVRMS), so it can be neglected.
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Fig. 3.17: RL Noise , CL = 1µF , ESR = 100mΩ, CB = 1nF
3.3 Methods To Reduce Noise
3.3.1 Bypass Capacitor
The Bypass capacitor not only reduces the resistor divider Noise, but it acts also on the
input Noise (Reference and Error Amplifier) that is the dominant Noise. Let’s calculate
the transfer function from input to output using the circuit depicted in Figure 3.18.
A(s)Vi,EA
Ro
R1
R2
CB
+
-
VFB
VN,out
CL
RESR
Vi,EA
VN,in+-
+-
RL
Fig. 3.18: Simplified AC model to show CB impact on the circuit
From the input ”point of view” (VN,in) this is a non-inverting amplifier with the
following transfer function:
VN,out
VN,in
(s) =
Vout
Vin
(s) =
1
βF (s)
= 1 +
Z1(s)
Z2(s)
(3.36)
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where Z2(s) = R2 and Z1(s) = R1//
1
sCB
=
R1
1 + sR1CB
so Eq. 3.36 reduces to Eq. 3.37:
Vout
Vin
(s) =
(
1 +
R1
R2
)(
1 + sCB(R1//R2)
1 + sCBR1
)
(3.37)
At low frequency the input Noise is amplified by
1
βF0
= 1 +
R1
R2
, to avoid to amplify
input Noise over the full bandwidth the CB is necessary to reduce to a unitary gain,
Eq. 3.37 is depicted in Figure 3.19 where fpFB =
1
2piCB(R1//R2)
and fzFB =
1
2piCBR1
.
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Fig. 3.19: MOS Noise model
Assuming the input Noise is white, to avoid an appreciably increase at the Noise due to
1/βF , the gain must remain unitary at least in the last decade of interest 10kHz−100kHz,
because the integrated power Pow = K × (1/βF )2 × (fmax − fmin) ≈ K × 1× 100kHz.
The input transfer function remains
Vout
Vin
(s) =
1
βF (s)
in the regulation band (|T |  1,
|T | = 1 at the crossing frequency fc), then inevitably the gain falls to zero with the loop-
gain. This reduction may help to reduce input Noise if fc < 100kHz but this happens
only with high CL or at low IL, so usually this doesn’t help.
The worst case to design CB is when R1, R2 are the smallest (we consider the minimum
is tens of kΩ) because CB would be bigger. An example is reported in Figure 3.20.
In the real case of Noise shaping in Figure 3.20, an interesting parameter to consider
to choose CB is:
α =
VN,out−integrated,RMS
∣∣∣∣
CB
VN,in−integrated,RMS
(3.38)
with VN,in−integrated,RMS is the input integrated Noise in 10Hz − 100kHz considering
a white input Noise, and VN,out−integrated,RMS
∣∣∣∣
CB
is the integrated Noise at the output,
depending on the CB value.
If CB is big enough, we should transfer the input Noise to output without amplification
and the α− ratio ≈ 1. From Tab. 3.6 optimal values of CB are few nF .
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Fig. 3.20: Effect of CB on the spot and integrated Noise. Vi,N/
√
∆f = 63nV/
√
Hz,
R1 = 63kΩ, R2 = 20kΩ, CL = 1µF , ESR = 100mΩ, IL = 100mA
CB [F] α
0 3.0
100p 2.1
1n 1.2
10n 1.0
Tab. 3.5: CB effect, comparison
The connection of CB also modifies the Loop-Gain (using the circuit depicted in Fi-
gure 3.18 and considering Ro, RL  R1, R2):
T (s) ≈ A(s) RL
Ro +RL
βF (s) (3.39)
with
βF (s) =
(
R2
R2 +R1
)(
1 + sCBR1
1 + sCB(R1//R2
)
(3.40)
The effects on the loop-gain is shown in Figure 3.21 (compare with Figure 3.5).
The Loop-Gain may cut the frequency-axis at a higher frequency depending from the
amplitude of βF0 =
R2
R2 +R1
, this may lead to instability because parasitic poles are
nearest the cutting frequency fc (above all parasitic poles are around the MHz). This
problem is independent from the value of CB, but depends only from βF0 as depicted in
Figure 3.22.
The stability is also checked in Figure 3.23 and Figure 3.24 with a common choice of
CB = 1nF and at the variation of load conditions.
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Fig. 3.21: Effect of CB on the loop gain, theory
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Fig. 3.22: Effect of CB on the loop gain, simulation
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Fig. 3.23: Loop-Gain module and phase, IL = 100mA, ESR = 100mΩ, CB = 1nF
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Fig. 3.24: Loop-Gain module and phase, CL = 1µF , ESR = 100mΩ, CB = 1nF
3.3.2 Active Feedback
The input to output Noise transfer function is
1
βF
, if we use as feedback a simple voltage
divider
1
βF
≥ 1, so at the best we can transfer unitary the input Noise at output. If we
use an active feedback with βF > 1 at certain frequencies,
1
βF
< 1 so we can reduce the
input Noise contribution. For our purpose an appropriate active feedback could be that
in Figure 3.25.
R1
R2
CB
R3
R4
C3
C4
VFB
Vout
EAFB
Vx
Fig. 3.25: Active Feedback proposed
The first voltage divider R1−R2 sets the βF (0), then in the band 1kHz−100kHz the
feedback factor is βF ≈ 1 + R3
R4
. The complete calculation leads to:
Vx
Vout
(s) =
(
R2
R2 +R1
)(
1 + sCBR1
1 + sCB(R1//R2
)
(3.41)
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VFB
Vx
(s) = 1 +
R3//
1
sC3
R4 +
1
sC4
(3.42)
where in the Eq. 3.42, at DC
VFB
Vx
(0) = 1 and it’s the same in high frequency. At
intermediate frequency, when C3 can be considered open and C4 can be considered a short,
VFB
Vx
≈ 1+R3
R4
. If the ”gain” band is quite wide there are 2 poles and 2 zeros in the transfer
function
VFB
Vx
(s):
fz1 ≈
1
2piR3C4
(3.43)
fz2 ≈
1
2piR4C3
(3.44)
fp1 =
1
2piR4C4
(3.45)
fp2 =
1
2piR3C3
(3.46)
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Fig. 3.26: Voltage gain Feedback, R3 = 100kΩ, C3 = 16pF , C4 = 10nF , R1 = 63kΩ,
R2 = 20kΩ, CB = 1nF
The total feedback transfer function is
VFB
Vout
(s) =
VFB
Vx
(s) × Vx
Vout
(s), it’s shown in
Figure 3.26 by varying the gain (at high frequency, up to the MHz, the feedback transfer
function decreases because the feedback loop-gain has crossing the unitary gain). The
general stability of the LDO and that of the feedback loop are studied in Appendix. A.7.
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When the feedback gain is 1 +
R3
R4
= 11 between 1kHz − 100kHz, the input Noise is
decreased of theoretically
VN,out
VN,in
=
1
11
(in the hypothesis that input Noise is white) as
depicted in Figure 3.27.
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Fig. 3.27: Output Noise due to Input Noise Vi,N/
√
∆f = 48nV/
√
Hz, IL = 100mA,
CL = 1µF , ESR = 100mΩ
Indeed the reduction is smaller and is summarized by the α− ratio.
α =
VN,out−integrated,RMS
∣∣∣∣
Av(FB)
VN,in−integrated,RMS
(3.47)
VN,in is considered a white Noise, Av,FB is the feedback gain in the gain band 1kHz−
100kHz and the integration band of Eq. 3.47 is 10Hz − 100kHz.
Av,FB α
11 0.19
6 0.25
3.5 0.37
Tab. 3.6: Feedback gain effect, comparison
However the active feedback generates Noise too, the calculation ofR3, R4 and EA(FB)
Noise is made in Appendix. A.7, and R1 and R2 Noise remains the same as Appendix. A.6.
All this contributions, if added, they produce the total feedback Noise of Figure 3.28.
So the overall output integrated Noise is:
VN,out−integrated,RMS
∣∣∣∣
Av(FB)
=
√
V 2N,FB−integrated,RMS + α2V
2
N,in−integrated,RMS (3.48)
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Fig. 3.28: Output Noise due to Active Feedback: Vi,NEA(FB)/
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The very interesting curves to observe it’s how vary the Eq. 3.48 at the varying of
VN,in−integrated,RMS , this is shown in Figure 3.29.
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Fig. 3.29: Total output Noise with active feedback, VN,FB−integrated,RMS = 12µV
The use of an active feedback may be an interesting choice to reduce the input Noise
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(the most part is from the reference), the effort is above all to guarantee the stability of
the main loop and the requirement of an external C4 (nF to tens of nF ) that is not good
for a fully integrated regulator.
3.3.3 Output Nested Feedback
In order to decrease at a lower frequency the transfer function
VN,out
VN,in
we can act on the
Loop-Gain, pushing at a very low frequency the dominant pole of the Loop-gain, thus the
overall band of the regulator is very poor (the crossing frequency fc is in low frequency)
and output Noise decreases early in frequency.
To set this pole we may use a Miller compensation as in Figure 3.30.
+
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BUFFER
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POWER
CL
RESR RL
βF
FEEDBACK
Cc
Ro,EA
Tnf
VN,in
VN,out
TML
Fig. 3.30: Output nested Loop
The capacitor Cc creates a new negative feedback path (nested loop) that acts as Miller
compensation of the Error Amplifier, so in this case of compensation, regarding Figure 3.4,
CEA and Rz are not needed. Thanks to the Miller theorem (Appendix. A.8) at the output
node of the Error Amplifier we create a pole at a frequency very low
fdp ≈ 1
2pi
[(
CcAv(BUF )gmp(Ro,p//RL)
)
Ro,EA
] (3.49)
this is the dominant-pole of the main Loop-Gain.
Instead at the output node Cc ”seems” to have the same value, since CL  Cc the
output pole fo remains about at the same frequency (Eq. 3.16).
If the nested feedback is a simply capacitor there is also a feedforward path from the
EA-output to the Regulator-output, this creates a zero
(
1− s/z) in the main Loop-Gain,
this is a Positive Real-part zero so it is bad for stability analysis because it leads to a
contribution of −90◦ in the Loop-gain phase (instead of +90◦ like a normal zero). This
zero is at the frequency:
fz ≈ 1
2pi
Cc
Av(BUF )gmp
(3.50)
Av(BUF ) ≤ 1 and gmp is a very high transconductance because the power-transistor
is very big and the output current may be high (gmp may be hundreds of mS up to S),
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so this zero can be pushed in the MHz range where it does not bother (the crossing
frequency of the main Loop-gain is much less than MHz).
The main Loop-Gain (TML), that determines the dynamic of the regulator, can be
seen as a 2-poles system with the poles at fdp and fo, the zero is at a higher frequency,
and if Cc is big enough the Loop-Gain becomes a 1-dominant pole system (Figure 3.31).
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Fig. 3.31: Main Loop-gain, IL = 100mA, CL = 1µF , CB = 0
To design a correct value of Cc for our purpose we see the Figure 3.32.
Name Vis Cc
ML":/"ccickHz/4"i5676Lu
ML*:/"c*iL*9LkHz/""6i96*8u
M*9:/"i*589*5kHz/686iLc""nV/C/sqrt]Hz-
M*8:/"*"iLL89Hz/688i68c5nV/C/sqrt]Hz-
MLc:/"c*iL*9LkHz/"LicL8L6u
iiiqrt]Hz-
iiiqrt]Hz- "em"c
iiiqrt]Hz- "emc9
iiiqrt]Hz- "emc8
iiiq-ff*---
iiiq-ff*--- "em"c
iiiq-ff*--- "emc9
iiiq-ff*--- "emc8
SP
O
T/
[V
/C/
sq
rt]
H
z-
]/]
V/
C/s
qr
t]H
z-
-
"cm""
"cm"c
"cm9
"cm8
"cm7
"cm6
IN
TE
G
R
i/[
V]
"cm7
"cm6
"cm5
"cm4
"cmL
freq/]Hz-
"c" "c* "cL "c4 "c5 "c6 "c7
TOTAL/NOISE
SPOT
INTEGRATED
Fig. 3.32: Total output Noise, IL = 100mA, CL = 1µF , VN,in/
√
∆f = 74.2nV/
√
Hz,
R1 = 63kΩ, R2 = 20kΩ, CB = 0
3.3 Methods To Reduce Noise 47
As we can see in Figure 3.32, the transfer function
VN,out
VN,in
starts to decrease when the
main Loop-Gain crosses 0dB, so at a frequency very small. Even the Noise produced by
feedback resistor divider R1, R2 starts to fall at this frequency because the Loop stops to
regulate. If we increase Cc the Noise can be reduced a lot, the reduction can be summarized
by the α− ratio.
α =
VN,out−integrated,RMS
∣∣∣∣
Cc
VN,in−integrated,RMS
(3.51)
VN,in is considered a white Noise, the integration band of Eq. 3.51 is 10Hz− 100kHz.
Cc [F ] α
100p 1.57
1n 0.56
10n 0.17
Tab. 3.7: Cc Noise reduction effect, comparison
However, R1 and R2 Noise can be considerably high if the resistances value is high
and Cc is small, the integrated output Noise in 10Hz ≤ f ≤ 100kHz due only to these
resistors is reported in Tab. 3.8
VFB−integrated [µV ]
Cc [F] R1 = 63kΩ, R2 = 20kΩ R1 = 630kΩ, R2 = 200kΩ R1 = 6.3MΩ, R2 = 2MΩ
100p 7.96 25.17 79.58
1n 2.81 8.88 28.09
10n 0.89 2.78 8.80
Tab. 3.8: Resistor Divider Noise, CB = 0
It’s clear that, for example, if we use Cc = 1nF and the resistor divider is particularly
high on the order of MΩ, to ensure VN−integr.RMS ≤ 20µV we have to place a CB (for
example 1nF ) that acts as explained in Par. 3.2.1. The insertion of CB, however, acts in
the Loop-Gain (Par. 3.3.1) and may degrading the stability because the crossing frequency
fc moves to a higher frequency and so the second pole at fo (output pole Eq. 3.16) has a
stronger effect.
The overall integrated output Noise is
VN,out−integrated,RMS
∣∣∣∣
Cc
=
√
V 2N,FB−integrated,RMS + α2V
2
N,in−integrated,RMS (3.52)
How vary the VN,out−integrated,RMS at the varying of VN,in−integrated,RMS is shown in
Figure 3.33.
So this compensation method can be good for the Noise reduction and a simply Cc
is usually not a problem regard the stability, instead for other specifics (over/undershoot
etc.) is not a good thing to have a feedforward path, so a buffer in series with Cc (both
current or voltage) may be needed to cancel it and to ensure only the feedback path.
Anyway, a real buffer produces Noise that increments slightly the total Noise.
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3.3.4 Two-Stage Regulator
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Fig. 3.34: Two-stage Regulator block scheme
This type of regulator works in two steps, the first stage is the regulation stage because
setting the resistor divider (R1, R2) we regulate Vout(1) at the correct voltage. The second
stage is the power stage because it includes the power transistor, it is a loop closed in
unitary feedback so it simply regulates Vout = Vout(1). The block LPF between the two
stages is a simple R-C Low Pass Filter with a very low cut frequency fLPF :
fLPF =
1
2piRxCx
(3.53)
So, since fLPF is very low, the Noise from the first stage (that includes the Noise from
the reference) is decreased a lot. Therefore it remains at the output (VN,out) only the
Noise produced by the second stage (EA2 ) and that of Rx.
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First Stage The first stage has to guarantee a fixed voltage Vout(1), since the DC current
flows into R1 +R2 is small and is the same that flows through the voltage buffer, the buffer
could be a simple common drain stage with a relatively small transistor. Thus there are no
parasitic poles at medium/low frequency and it is not a problem to guarantee the stability
of the Loop (T1) creating the dominant pole in EA1.
The Noise produced by this stage (Reference/EA1/R1/R2) is then filtered by the low
pass filter and it’s lead unitary at the output.
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Fig. 3.35: Output Noise from the First Stage, IL = 100mA, CL = 1µF , VN,in/
√
∆f =
50nV/
√
Hz, R1 = 63kΩ, R2 = 20kΩ
The most interesting figure (that not depends from a particular VN,in/
√
∆f) is:
α =
VN,out−integrated,RMS
∣∣∣∣
fLPF
VN,in−integrated,RMS
(3.54)
VN,in is considered a white Noise, the integration band of Eq. 3.54 is 10Hz− 100kHz.
fLPF [Hz] α
16 0.06
160 0.21
1.6k 0.64
Tab. 3.9: Low-pass filter Noise reduction effect, comparison
Low-pass Filter The LPF could be a simple R-C circuit with a low fLPF (Eq. 3.53),
to design for a low cut frequency, Rx and Cx values could be high for an integrated circuit.
Since the Vout(1) node is a low-impedance node, the Noise produced by Rx is ”totally”
injected in the second stage at low frequency and then is shunted to ground by the Cx.
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Therefore the transfer function is:
VN,out√
∆f
=
 1
1 + j
f
fLPF
 VN,Rx√∆f (3.55)
If the integrated Noise is already ”saturated” at 100kHz, the output Noise depends
only by the Cx (see also Eq. 1.42):
VN,out−RMS =
√
kT
Cx
(3.56)
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Fig. 3.36: Output Noise from Rx, IL = 100mA, CL = 1µF , Rx = 5MΩ
Second Stage The second stage is substantially a complete regulator closed in unitary
feedback, so we may ensure the stability of the Loop T2 with the proposed compensation
in Par. 3.1.2, the Loop-gain is depicted in Fig. 3.37.
An aspect to be highlighted is that EA2 works with a common input voltage Vic =
Vout(1) = Vout, so is dependent from the output voltage and thus from R1 −R2 chosen. If
we know Vout we can design a suitable OTA (so we chose if its better a P-type or N-type
input couple) instead, if we don’t know what will be Vout, probably we may design a Rail-
to-Rail OTA with both P-type and N-type input couple, this leads to a roughly double in
the EA2 Noise power (so a
√
2 factor in VN(EA2)RMS ).
The Noise of this stage is about only the Noise of the EA2 that we find the same at the
output of the regulator (except the reduction effect due to the finite band of the second
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Fig. 3.37: Loop-Gain Power Stage, IL = 100mA, CL = 1µF , ESR = 100mΩ
stage). Thus the total output Noise is:
V 2N,out
∆f
≈
 1
1 + j
f
fLPF

2V 2N,out(1)
∆f
+
V 2N,Rx
∆f
+ V 2N,EA2
∆f
(3.57)
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If we make a good low-Noise design for the EA2 and chosen Rx, R1 and R2, it’s
interesting to know the Noise budget for VN,in(1) ≈ VN,REF , this is depicted in Fig. 3.39.
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Fig. 3.39: Overall output integrated Noise, Rx = 5MΩ, VN,in(1)integrated = 15.7µV , R1 =
63kΩ, R2 = 20kΩ, VN,EA2integrated = 10µV
This Two-stage regulator could filter very well the Noise produced by the first stage
that is dominated by the Reference Noise, however we should be able to design low-Noise
EA2. Another bad requirement is that 2 further pins, the input and output nodes of
the LPF block, are probably necessary (respect a classical LDO) if we couldn’t integrate
Rx − Cx in the chip.
3.3.5 Paralleling Regulators
Paralleling Regulators is not a true design method for a low-Noise LDO but it’s a way
with which it’s possible to further reduce the Noise of a single LDO. Paralleling allows a
higher Iout(max) = ILDO1(max) + ILDO2(max) (in the case of 2 regulators in parallel) and
the heat generated is equally distributed between the regulators.
To study the Noise performance of paralleling we consider the case of 2 identical LDO
in parallel, the AC-circuit that the Noise ”sees” is that of Fig. 3.40.
Ro,C.L.
Ro,C.L.
RL
VN1
VN2 VN,out
Iout
Fig. 3.40: Parallel of 2 Regulators: Noise model
Ro(C.L.) is the closed-loop output resistance of the LDO, we consider Ro(C.L.)  RL
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(this is surely true almost in the band of the regulators) so Ro(C.L.)//RL ≈ Ro(C.L.). In
the hypothesis of two identical regulators the Ro(C.L.) is the same and VN(1) = VN(2), so
applying the superposition of effects:
V 2N,out
∆f
=
(
Ro(C.L.)//RL
Ro(C.L.)//RL +Ro(C.L.)
)2 V 2N(1)
∆f
+
(
Ro(C.L.)//RL
Ro(C.L.)//RL +Ro(C.L.)
)2 V 2N(2)
∆f
≈
(
1
2
)2 V 2N(1)
∆f
+
(
1
2
)2 V 2N(2)
∆f
≈ 1
2
V 2N(1)
∆f
(3.58)
So, since there is a reduction of 2 in the Spot Noise Power (so a
√
2 reduction in Spot
Noise Voltage), the Total integrated Noise at the output (VN,outRMS ) is reduced by a
√
2
factor as shown in Fig. 3.41. In general if we parallel N LDO:
VN,outRMS
∣∣∣∣
N//−LDO
≈ 1√
N
VN,outRMS
∣∣∣∣
1−LDO
(3.59)
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Fig. 3.41: Parallel of 2 Regulators: Total Output Noise
This is an effective technique to have a greater output current and a lower Noise,
obviously this is suitable for the customer that can buy more LDOs, from an integrated
point of view this technique requires a bigger area (double or in general N times the area
of a single LDO) which must be integrated in a single chip.

Chapter 4
Error Amplifier Noise
The EA is an important part to design because its Noise is injected at the input of the
regulator ad so it ”sees” the closed-loop transfer function, the effect due to the Loop is
explained in Chapter. 3. The Noise produced by the EA is Thermal, Shot and obviously
also Flicker, unfortunately in the technology with which I work, Flicker Noise is not
modeled, this is not a good notice because we would like to design a Low-Noise OTA.
However I could choose both a Bipolar or a MOS Technology, Bipolar is less affected by
Flicker Noise or we could use a quite long channel MOS (L ≈ 1− 10µm) with a quite low
corner frequency fco. Conscious of Flicker Noise will increase, we hope slightly, the total
Noise, we will take care only of Thermal and Shot Noise analysis.
In this chapter are explained two types of OTA, a Double-stage OTA and a Mirrored
OTA, the first one has generally too much voltage gain for our purpose but is very Low-
Noise, the second one is a more useful topology for our purpose but its Noise is a little more
that the other one. In general, a Single-Stage OTA with a simple stage (”5 transistors
OTA” or with ”Load Resistances”) has the Lowest Noise, fortunately a Multi-Stage OTA
can be approximated to a Single-Stage as Noise Performance. Let’s show this with an
example of a Two-Stage OTA.
VN(1) VN(2)
VN,out
+
+
+
+
Av(1) Av(2)
VN,in
Fig. 4.1: Two-Stage OTA, Noise model
V 2N,out
∆f
= A2v(1)A
2
v(2)
V 2N(1)
∆f
+A2v(2)
V 2N(2)
∆f
= A2v(1)A
2
v(2)
V 2N(1)
∆f
+
(
1
A2v(1)
)V 2N(2)
∆f
 (4.1)
And if we want to describe the total Noise as an Equivalent Input Noise:
V 2N,out
∆f
= A2v(1)A
2
v(2)
V 2N,in
∆f
(4.2)
thus equating Eq. 4.2 with Eq. 4.1, it results
V 2N,in
∆f
=
V 2N(1)
∆f
+
(
1
A2v(1)
)V 2N(2)
∆f
≈
V 2N(1)
∆f
(4.3)
where the approximation in Eq. 4.3 is true if Av(1)  1.
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4.1 MILLER OTA
The Miller OTA is essentially a Double-Stage OTA where the compensation uses the Miller
Effect (Par. A.8).
As we have shown in the previous page, the Noise of a Miller OTA is about that of
the first gain stage so this Noise analysis coincides with that of a simply ”5 transistor
OTA”. Before entering in the details of the OTA is well to have some concepts on the
Noise explained in Appendix. A.9 A.10 A.11.
4.1.1 MOS Input Couple
+
-
VN,(+)
VN,(-)
iN,out
+
-
VN,in
iN,outGm Gm
Fig. 4.2: MOS OTA, equivalent input Noise
At both of the two inputs of the OTA is associated an equivalent voltage Noise gen-
erator (vN,(+) and vN,(−)) that we can add in the more useful
v2N,in
∆f
=
v2N,(+)
∆f
+
v2N,(−)
∆f
,
so the Noise at the output is
i2N,out
∆f
= (Gm)
2
v2N,in
∆f
. However we are interested at vN,in
because it’s injected at the input of the total loop of the regulator.
First Stage
M0 M1
M3 M4
M2
VB
Vin+Vin-
vo1
vN,M1
vN,M3 vN,M4
vN,M0
iN,tail
VDD
Rout1
iN,out1
Itail
Fig. 4.3: MOS OTA, I Stage with Noise sources
We consider transistors M0-M1 are matched and also transistors M3−M4, so gm1 =
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gm0 and gm3 = gm4. The voltage gain of the stage is:
AvI =
vo1
vin+ − vin− = gm1Rout1 (4.4)
where Rout1 = Ro1//Ro4, and the transconductance of the first stage is gmI :
gmI =
iout1
vin+ − vin− = gm1 (4.5)
With the hypothesis made on the matching of transistors, it’s simple to calculate the
iN,out1:
i2N,out1
∆f
= (gm1)
2
(
v2N,M0
∆f
+
v2N,M1
∆f
)
+ (gm4)
2
(
v2N,M3
∆f
+
v2N,M4
∆f
)
(4.6)
where
v2N,Mx
∆f
are those of Eq. A.27.
In Eq. 4.6 there isn’t the effect of iN,tail because a current (or voltage) signal injected
in that node of the circuit is a common mode signal so, if the OTA has a high enough
CMRR (Common Mode Rejection Ratio), this does not produce a differential signal at
the output (Figure 4.4 helps to understand this concept).
M0 M1
iN,tail
MIRROR   1:1
iN,out
iN,tail/2
iN,tail/2
iN,tail/2
iN,tail/2
Fig. 4.4: Itail Noise propagation
Now if we divide Eq. 4.6 by the square of the transconductance of the stage g2mI , we
find the equivalent input voltage Noise vN,in:
v2N,in
∆f
=
v2N,M0
∆f
+
v2N,M1
∆f
+
(
gm4
gm1
)2(v2N,M3
∆f
+
v2N,M4
∆f
)
(4.7)
And since vN,M0 = vN,M1 and vN,M3 = vN,M4 (with the symmetry and matching
hypothesis), Eq. 4.7 reduces to:
v2N,in
∆f
=
16
3
kT
(
1
gm1
+
gm4
(gm1)2
)
=
16
3
kT
1
gm1
(
1 +
gm4
gm1
)
(4.8)
We note from Eq. 4.8 that the Noise depends only on the transconductances gm1, gm4
(at a first analysis but with a good approximation). The best case would be if it was
negligible the term gm4/gm1, so all the Noise, the minimum Noise, would be:
v2N,in
∆f
≈ 16
3
kT
1
gm1
(4.9)
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that is only the Noise due to the input couple M0−M1.
In general the term gm4/gm1 is not small and the current mirror M3 −M4 produces
a non negligible Noise, how we could design transistors to make gm4/gm1  1?
The transconductance of a MOS is gm =
√
2IDµCox(W/L) (important is to observe
that electrons mobility is higher that that of holes, µn ≈ 3µp) so:
gm4
gm1
 1
gm1
gm4
 1√
2ID1µpCox(W/L)1
2ID4µnCox(W/L)4
 1
and therefore
gm1
gm4
≈
√
(W/L)1
3(W/L)4
(4.10)
It’s difficult to make
gm1
gm4
 1 because of the square root and the factor ”3”, to make
gm1
gm4
= 10 it would be (W/L)1 ≈ 300(W/L)4, this is probably a too high value that makes
too big M0−M1. Note that we are considering a PMOS input couple because generally
the reference voltage, that is the common mode input voltage (Vin,cm = VREF ), is a low
voltage (generally VREF ≈ 1.2V ), so the factor ”3” has a negative effect. If we have a
NMOS input couple with the PMOS current mirror, the ”3” coefficient helps us and it
would be (W/L)1 ≈ 33(W/L)4 that is a not so high value.
Another method to reduce gm4 is to degenerate the current mirror M3−M4, this effect
is explained in Par. A.11, obviously we couldn’t degenerate so much because an increase
of the Rdeg. ↑ decreases the output swing of the stage.
Finally, to strongly decrease vN,in ↓ we have to increase gm1 ↑, how predicts Eq. 4.8
and Eq. 4.9. Since gm1 ∝
√
ID1 ∝
√
Itail and gm1 ∝
√
(W/L)1 we may increase the
current Itail ↑ or we may increase the body factor (W/L)1 ↑. If we increase very much
the body factor (W/L)1 ↑↑ (so VGS − Vth = Vov ≤ 0) we lead the MOS to operate in the
weak-inversion region where
ID ∝ e
(
Vov
nVT
)
n ≈ 1− 2 is the ideality coefficient and VT = kT/q is the thermal voltage, so
gm =
∂Id
∂Vgs
∝ ID
nVT
(4.11)
Thus in weak-inversion the MOS has a higher transconductance gm ∝ ID (like a
Bipolar transistor) that may considerably decreases vN,in.
Flicker Noise We already said that Flicker Noise is not modeled in the technology
with which I work, anyway we can derive some useful design rules from the theory. Flicker
Noise sources can be described exactly as those of Figure 4.3 where vN,Mx(1/f) are those
4.1 MILLER OTA 59
of Eq. A.29, so vN,in(1/f) has the same expression of Eq. 4.7. After the substitution of
vN,Mx(1/f) we find:
v2N,in(1/f)
∆f
= 2
Bp
W1L1
1
f
(
1 +
(
K ′nBn
K ′pBp
)(
L1
L4
)2)
(4.12)
where K ′n/p = µn/pCox. So we can make L1  L4 to make negligible the contribution
of the current mirror M3 −M4 (note that K ′nBn > K ′pBp), and then to reduce the con-
tribution of the input couple M0−M1 we can make a big area W1L1.
As the last thing, if we know the Flicker parameters of the technology, we could
calculate the corner frequency fc by equating:
16
3
kT
1
gm1
= 2
Bp
W1L1
1
fc
therefore
fc =
3gm1Bp
8kTW1L1
(4.13)
Second Stage
M6
VB
M5
Rz
Cc
Rout1
VDD
vo2
iN,M5
iN,M6
vN,RZ
Rout2
vN,out
vo1
vN,2
Fig. 4.5: II Stage Miller OTA with Noise sources
The second stage is a simple gain stage with a voltage gain (at low frequency):
AvII =
vo2
vo1
= gm5Rout2 (4.14)
with Rout2 = Ro5//Ro6. Cc is used to create the dominant pole at low frequency
fdp =
1
2piRout1Ccgm5Rout2
and Rz to create the zero at fz =
1
2piCc(Rz − 1/gm5) , so the
overall voltage gain has the correct shape as in Figure 3.5, at low-medium frequency it is:
Avtot = gm1Rout1gm5Rout2
(
1 +
s
2pifz
)
(
1 +
s
2pifdp
) (4.15)
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Remember that AvI has the form:
AvI = gm1Rout1
(
1 +
s
2pifz
)
(
1 +
s
2pifdp
) (4.16)
so the shaping is as depicted in the example of Figure 4.6 (it is shown AvI by varying
the position of the zero, so the value of Rz).
Name Rz
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Fig. 4.6: AvI
The Noise of the second stage can be replaced by its equivalent input Noise voltage
vN,2, it’s not very important to calculate the exact relation with the true Noise sources
vN,Rz , iN,M6, iN,M5, because at the input of the OTA we have an equivalent Noise:
v2N,in
∆f
=
1
A2vI
v2N,2
∆f
(4.17)
and it is very small and negligible as long as AvI  1, but it may increase with the
shaping of 1/AvI (see Figure 4.7 and Figure 4.6).
The total equivalent input Noise is:
v2N,in(tot)
∆f
=
v2N,1
∆f
+
1
A2vI
v2N,2
∆f
(4.18)
where vN,1 is that of Eq. 4.8. The total input Noise is
v2N,in(tot)
∆f
≈ v
2
N,1
∆f
as long
as AvI  1, and it may slightly increases at medium-high frequencies because of vN,2
increases (see the effect comparing Figure 4.7 and Figure 4.8). However this increase is
very slightly at a frequency f ≤ 100kHz.
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Fig. 4.8: Effect of vN,2 on vN,in(tot)
4.1.2 Bipolar Input Couple
An OTA with a Bipolar input couple presents (as an OTA with MOS) an equivalent input
voltage Noise generator vN,in and an input current Noise generator iN,in+/− for each input
(see Figure 4.9). We can add the various sources in an equivalent and total voltage Noise
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+
-
VN,in
iN,in+
iN,in-
Rs(+)
Rs(-)
Rin
Rin
Gm
Fig. 4.9: MOS BJT, equivalent input Noise
source vN,in(tot):
v2N,in(tot)
∆f
=
v2N,in
∆f
+ (Rs(+)//Rin)
2
i2N,in+
∆f
+ (Rs(−)//Rin)2
i2N,in−
∆f
(4.19)
0T T1
M3 M4
M2
VB
Vin+Vin-
vo1
vN,T1
vN,M3 vN,M4
vN,T0
iN,tail
VDD
Rout1
iN,out1
Itail
iN,B0 iN,B1
Fig. 4.10: MOS BJT, I Stage with Noise sources
Input Voltage Noise
As regard vN,in, it derives from the contribute of vN,T0, vN,T1, vN,M4, vN,M3:
v2N,in
∆f
=
v2N,T0
∆f
+
v2N,T1
∆f
+
(
gm4
gm1
)2(v2N,M3
∆f
+
v2N,M4
∆f
)
(4.20)
and since vN,T0 = vN,T1 and vN,M3 = vN,M4 (with the symmetry and matching hy-
pothesis), vN,Tx is that of Eq. A.31 and vN,Mx is that of Eq. A.27. After the substitutions
Eq. 4.20 reduces to:
v2N,in
∆f
= 4kT
1
gm1
(
1 +
4
3
gm4
gm1
)
(4.21)
Remember that gm4 =
√
2ID4µnCox(W/L)4 and gm1 = IC1/VT (IC1 = ID4 = Itail/2),
so to make negligible the second term in Eq. 4.21:
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gm4
gm1
∝ 1√
Itail
we can increase the current Itail ↑, or we could decrease gm4 ↓ decreasing (W/L)4 ↓ or
degenerating the current mirror M3−M4 as explained in Par. A.11. However with BJT as
input transistors it’s easier to guarantee
gm4
gm1
 1 because generally gm(BJT )  gm(MOS).
The best choice to reduce Noise of Eq. 4.21 is, anyway, increasing the Itail because the
limit of vN,in is the Noise produced by the input couple T0− T1, so to increase gm1 ↑ we
can only increasing the Itail ↑:
v2N,in
∆f
≈ 4kT 1
gm1
= 8qV 2T
1
Itail
(4.22)
Flicker Noise Flicker Noise may be neglected in some Bipolar technologies, but it
is not so for MOS transistors, thus M3 −M4 produce some 1/f−Noise. The equivalent
input Noise voltage is (consider vN,M3(1/f) = vN,M4(1/f)):
v2N,in(1/f)
∆f
=
1
g2m1
(
2
KfID4
L24Cox
1
f
)
(4.23)
so the only way to reduce it, it’s increasing gm1 ↑ and using transistors with a long
channel L ↑.
A theoretical corner frequency fc may be calculated equating PSDs of Eq. 4.22 and
Eq. 4.23 and it results:
fc =
Kf
2qCoxL24
(4.24)
so it may be pushed to a lower frequency increasing L ↑.
Input Current Noise
The input Noise current generator iN,B1 see a low-degenerated CE stage (the same is for
iN,B0), low-degenerated because the resistance seen from the emitter of T1 isRo,tail//
1
gm0
≈
1
gm0
, so gm1
(
1
gm0
)
≈ 1 is not a so high value. Thus, as we say in Par. A.10.1, we may
assume iN,in+/− ≈ iN,B1/0 and the effect on the input voltage Noise is:
v2N,in(IB)
∆f
= (Rs(+)//Rin)
2
i2N,in+
∆f
+ (Rs(−)//Rin)2
i2N,in−
∆f
(4.25)
so the influence of Eq. 4.25 on Eq. 4.19 may be very different in dependence from the
value of the resistances. Rin ≈ 2rpi (since there is a low-degeneration) so is some hundreds
of kΩ or few MΩ, let’s try to know what are Rs(+) and Rs(−).
The error amplifier is connected to the rest of the circuit as in Figure 3.1, the feed-
back network includes the voltage divider R1 − R2 and the bypass capacitor CB as in
Figure 3.18. Rs(−) = Rout(REF.) and it may vary in dependence with the used topology for
the voltage reference. However, if it’s necessary, we can reduce the Rout(REF.) at medium-
high frequency with the insertion of a capacitor Cout(REF.) in parallel, that reduces this
impedance Rout(REF.)//
(
1
sCout(REF.)
)
. So (Rs(−)//Rin)2
i2N,in−
∆f
is not a very important
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contribution (it must be verified), otherwise, (Rs(+)//Rin)
2
i2N,in+
∆f
may be a serious pro-
blem that may increase strongly and dominate Eq. 4.19. If there is not the CB in the
feedback network, Rs(+) = R1//R2, since R1 and R2 are generally very big resistances
(hundreds of kΩ to few MΩ) the total resistance Rin//R1//R2 is still very high and even
the small noise source iN,in+ can produce high voltage fluctuations. Fortunately, the in-
sertion of CB in parallel to R1 (as in Figure 3.18, note that the two inputs are exchanged
respect Figure 3.1) modifies the impedance:
Zs(+)(s) =
R1//R2
1 + s[(R1//R2)CB]
(4.26)
therefore the total impedance decreases at medium-high frequencies likeRin//Zs(+)(s) ≈
1
sCB
and the Noise voltage produced by iN,in becomes negligible.
In conclusion, if the input couple is in Bipolar technology, to reach low-noise perfor-
mance we have to assure at medium-high frequencies a low Zout(REF.) and the bypass
capacitor CB is needed.
4.2 MIRRORED OTA
M0 M1
M3 M4
M2
VB
Vin+Vin-
VDD
M8
M5
Vo
M6
VDDVDD
M7
1     :     M
1     :     M
1     :     1
Rout2
Itail M/2Itail M/2Itail
Co
Fig. 4.11: Mirrored OTA, circuit
In the mirrored OTA the voltage gain is reached at the output, so it has a single voltage
gain stage with a lower gain than Miller OTA. The voltage gain at low-medium frequency
is:
Av(DC) =
vo
vin+ − vin− = Mgm1Rout2 (4.27)
where M =
(W/L)5
(W/L)4
and Rout2 = Ro5//Ro7. We consider a perfect matching of
transistors M1 = M0, M3 = M4, M5 = M6, M7 = M8. The compensation is done in
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order to create the dominant pole at the output (because Rout2 is a high-resistive node),
so:
Av(s) =
Mgm1Rout2(
1 +
s
2pifdp
) (4.28)
with fdp =
1
2piRout2Co
.
To increase the voltage gain we may increase the mirror-ratio M , but in this way the
total current consumption of the OTA Itot = Itail(1 +M) is increased too.
Noise
Also for this type of OTA we can calculate the vN,in in order to have the equivalent input
Noise model of Figure 4.2.
M0 M1
M3 M4
M2
VB
Vin+Vin-
VDD
M8
M5 M6
VDDVDD
M7
1     :     M
1     :     M
1     :     1
Rout2
vN,M0 vN,M1
vN,M3 vN,M4
iN,tail
vN,M5 vN,M6
vN,M8vN,M7
iN,outvN,out
Co
Fig. 4.12: Mirrored OTA, Noise sources
Short the output of the OTA in Figure 4.12 to calculate iN,out at low-medium frequency:
i2N,out
∆f
=(gm1)
2M2
(
v2N,M0
∆f
+
v2N,M1
∆f
)
+ (gm4)
2M2
(
v2N,M3
∆f
+
v2N,M4
∆f
)
+
+ (gm5)
2
(
v2N,M5
∆f
+
v2N,M6
∆f
)
+ (gm7)
2
(
v2N,M7
∆f
+
v2N,M8
∆f
) (4.29)
consider gm0 = gm1, gm3 = gm4, gm5 = gm6, gm7 = gm8 and gm5 = Mgm4.
Thus dividing Eq. 4.29 by the square of the transconductance of the OTA (gm1M)
2
we can find vN,in:
v2N,in
∆f
=
16
3
kT
1
gm1
(
1 +
gm4
gm1
+
gm4/M
gm1
+
gm7/M
2
gm1
)
(4.30)
It’s evident that to reach low-noise performance we have to minimize
gm4
gm1
and
gm7
gm1
, this
can be made as is explained in Par. 4.1.1, so making (W/L)1  (W/L)4, (W/L)7, using
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degeneration in current mirrors or doing work in subthreshold region transistors M0−M1.
Then we have to increase gm1 to decrease the overall Noise, so Itail ↑ or (W/L)1 ↑.
As regard Flicker Noise, Eq. 4.12 is still valid for transistors M0−M1−M3−M4, the
contribution of the other transistors acts (as in Eq. 4.30) with a transconductance ratio
gm4
gm1
or
gm7
gm1
, so the design rules to minimize Flicker Noise are making L1  L4, L5, L7
and making as bigger as possible the area of input transistors W1L1 ↑.
Mirrored OTA produces slightly more Noise than Miller OTA because there are more
transistors that contribute to vN,in, as example consider gm4 = gm5 = gm7 (so M = 1),
Eq. 4.30 reduces to:
v2N,in
∆f
=
16
3
kT
1
gm1
(
1 + 3
gm4
gm1
)
(4.31)
therefore Eq. 4.31 predicts a little Noise than Eq. 4.8, however this difference can be
negligible if
gm4
gm1
 1.
4.2.1 Asymmetric Compensation
In order to achieve the total compensation of the regulator explained in Par. 3.1.2, the
voltage gain of the OTA should have a dominant pole and a zero at medium frequency.
We can use the Miller effect on a single output branch as in Figure 4.13.
M0 M1
M3 M4
M2
VB
Vin+Vin-
VDD
Rout1
M8
M5
Rx
Cc
Vo
M6
VDDVDD
M7
1     :     M
1     :     M
1     :     1
Rout2
Itail M/2Itail M/2Itail
Fig. 4.13: Mirrored OTA, asymmetric compensation
To find the voltage gain, first we have to calculate the transconductance of the OTA
(the calculation is made in Appendix. A.12). As regard the output impedance Rout2(s), at
DC Rout2(DC) = Ro5//Ro7 so is a big value, then at low frequency it begins to decrease
because of the Cc. The Rx is used to increase the resistance Rout1 ≈ Rx+(Ro1//(1/gm4)) ≈
Rx in order to create a low-frequency pole due to the Miller effect :
flow−f.pole ≈ 1
2piRxCcgm5Ro5//Ro7
(4.32)
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Then at medium frequencies when the Cc can be considered a short, the transistor M5
”becomes” a diode so the output resistance is constant at 1/gm5. Summarizing:
Rout2(s) ≈

Ro5//Ro7
1 +
s
2piflow−f.pole
Low-frequency
Ro7//
1
gm5
≈ 1
gm5
Medium-frequency
(4.33)
The voltage gain is Av(s) = gm(TOT )(s)Rout2(s), so using Eq. 4.33, Eq. A.51 and some
mathematical properties of the logarithmic scale like the GBW product (Gain Bandwidth),
we can calculate the Av(s):
Av(s) = gm1MRo5//Ro7
(
1 +
s
2pifz
)
(
1 +
s
2pifdp
) (4.34)
with fdp = flow−f.pole and fz ≈ 1
2piCcRx/2
. Note that there is a negative-real part zero
(that it creates a phase displacement of +90◦) and at medium frequency the voltage gain
is (this is due to the signal path through transistors M0/M3/M6/M8/M7, gm0 = gm1):
Av(MF ) ≈ 1
2
gm0
1
gm3
gm6
1
gm5
=
1
2
gm1
gm5/M
=
1
2
gm1
gm4
(4.35)
At low frequency Av(LF ) is the same as Eq. 4.27.
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Fig. 4.14: Voltage gain with asymmetric compensation
Note that this is not a general good compensation because the voltage gain is not only
a 1-pole transfer function but there is an intrinsic zero, but it’s suitable for our purpose.
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The distance pole-zero is not a free design-choice but is determined by:
fz
fpd
≈ 2gm5(Ro5//Ro7) (4.36)
The distance pole-zero is approximately the voltage gain of a single stage so about
2− 3 decades, this is enough for our purpose.
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Fig. 4.15: Asymmetric compensation, Noise sources
The input couple (transistors M0−M1) influences directly the vN,in:
v2N,in(M0−M1)
∆f
=
16
3
kT
1
gm1
(4.37)
the Noise of the other transistors and of Rx is discussed below.
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Fig. 4.16: Rx Noise, circuit and AC model
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The circuit ”seen” from vN,Rx is in Figure 4.16, Rx is connected in series withRo1//(1/gm4) ≈
1/gm4 so this last term may be neglected. To find the transfer function to the output
we have to solve this system of equations (consider voltages and currents expressed in
[V/
√
Hz], [A/
√
Hz]): 
vN,out(Rx) = io(Ro7//Ro5)
io =
vN,Rx − vN,out(Rx)
Rx +
1
sCc
− gm5vgs(M5)
vgs(M5) = vN,Rx −
vN,Rx − vN,out(Rx)
Rx +
1
sCc
Rx
(4.38)
This is a classical gain stage with Miller capacitor Cc so the voltage transfer function
is:
∣∣∣∣vN,out(Rx)vN,Rx (s)
∣∣∣∣ = gm5(Ro7//Ro5)
(
1− s Cc
gm5
)
(1 + sRxCcgm5Ro7//Ro5)
(4.39)
We can see the shaping of vN,out(Rx) in Figure 4.17 (pole and zero are calculated in
Eq. 4.39).
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Fig. 4.17: Rx Noise, input-referred and output-referred
Then the input-referred Noise, so vN,in(Rx) , it’s simple to obtain (compare with Fi-
gure 4.17):
∣∣∣∣vN,in(Rx)vN,Rx
∣∣∣∣ = ∣∣∣∣vN,out(Rx)vN,Rx
∣∣∣∣∣∣∣∣ 1Av(s)
∣∣∣∣ = gm4gm1
(
1− s Cc
gm5
)
(1 + sCcRx/2)
(4.40)
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At Low-frequency the Noise is slightly reduced by the factor gm4/gm1 < 1 and at
medium-high frequency it’s considerably reduced by roughly
2
gm1MRx
 1, so this is
a good notice because Rx Noise can be made negligible respect the Noise of the other
transistors.
As regard transistor M4, vN,M4 ”see” roughly the same transfer function of vN,Rx
(Eq. 4.40), since usually 1/gm4  Rx, vN,in(M4) is completely negligible.
M3/5/6/7/8 Noise
Transistors Mi with i = 3, 5, 6, 7, 8 transfer (directly or mirrored) their current Noise iN,Mi
into the output node with impedance Rout2(s), so the vN,out(Mi):
vN,out(Mi)√
∆f
= Rout2(f)
iN,Mi√
∆f
= Rout2(f)gmi
vN,Mi√
∆f
(4.41)
We have already explained what is the behavior of Rout2(f) in Eq. 4.33, so it’s possible
to demonstrate that:
vN,in(Mi)
vN,Mi
(s) =
1
Av(s)
vN,out(Mi)
vN,Mi
(s) =
gmi
Mgm1
(1 + sCcRx)
(1 + sCcRx/2)
(4.42)
compare Eq. 4.42 with Figure 4.18.
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Fig. 4.18: M3/5/6/7/8 Noise, input-referred and output-referred
At medium-high frequency, when we have the simultaneous effect of pole and zero,
the transfer function
vN,in(Mi)
vN,Mi
≈ 2gmi
Mgm1
, so is doubled. Since the transfer function is
doubled at least in the last decade 10kHz ≤ f ≤ 100kHz (see Figure 4.18, remember that
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our integration band is until fMAX = 100kHz) we can consider a 2 factor over all the
bandwidth (a factor 4 if we consider the power instead the voltage).
We can sum together all the contributions to obtain a compact formula:
v2N,in(TOT )
∆f
≈ 16
3
kT
1
gm1
(
1 + 2
gm4
gm1
+ 4
gm4/M
gm1
+ 4
gm7/M
2
gm1
)
(4.43)
Remember that we have neglected the Noise of M4 and Rx.
As regard Flicker Noise, like the classical Mirrored OTA we have to make L1 
L4, L5, L7 and making as bigger as possible the area of input transistors W1L1 ↑.
Comparing Eq. 4.43 with Eq. 4.30 we can see that the Noise is increased, but we can
easily choose a suitable Rx to perform the desired compensation and this resistance does
not increase appreciably the total Noise. However we would like high gm4/gm1 to have
low-Noise but doing this we increase the Av(MF ) of the OTA (Eq. 4.35) and this is a
problem for the compensation of the regulation Loop, so it must be found a trade-off
Noise-Gain in medium frequency. The performance of CMRR and PSRR have to be
analyzed in detail to be sure that this type of compensation is suitable for our purpose.
4.3 OTA Design
4.3.1 Requirements
In order to design the EA (the OTA) for the regulator, there are three main requirements
to take into account: the Steady-state performance, the compensation of the regulation
Loop and the Noise budget.
Steady-state Performance
Steady-state Performance were discussed in Par. 3.1.1, Line regulation is a function of the
Voltage Reference and the regulation-Loop, however is the behavior of voltage reference
that dominates Line regulation performance. Instead the Load regulation depends directly
from the regulation Loop (see Eq. 3.7) which in turn it depends from the EA, so there are
some constraints that the EA must respect.
+
-
BANDGAP
EA
BUFFER
VREF=1.2V
VIN
POWER
+
-
Vout+ΔVout
+
-ΔVgs
ΔILOAD
1
Av(DC)ΔVid
Fig. 4.19: Load Regulation
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Usually Load regulation is measured with the LDO closed in unitary feedback so we
consider VREF = Vout = 1.2V . In response to a Load change ∆ILOAD, the variation of the
output voltage so ∆Vout must not exceed a given value, usually expressed as percentage
of the output voltage % =
∆Vout
Vout
%.
Think the load step is from the minimum to the maximum current |∆ILOAD| =
|ILOAD,max − ILOAD,min| ≈ |1A − 10mA| ≈ 1A and consider a usual value of % = 0.5%
so |∆Vout| = |%Vout| = 0.5
100
1.2 = 6mV . To support a |∆ILOAD| = 1A the power
transistor has to change its Vgs, so there is a variation of about |∆Vgs| ≈ 1V (|∆Vgs|
has to be determined by a simulation because depends on the transistor parameters, di-
mensions...). The |∆Vgs| moves through the buffer and the output of the EA varies as
|∆Vo(EA)| ≈ |∆Vgs| ≈ 1V , on the other side the differential input of the EA varies as
|∆Vid(EA)| ≈ |∆Vout| ≈ 6mV , so the voltage gain of the EA should be at least:
Av(DC) =
∣∣∣∣ ∆Vo(EA)∆Vid(EA)
∣∣∣∣ ≥ ≈ 60dB
Stability of the Regulation Loop
The study of the Stability of the Regulation Loop was discussed in Par. 3.1.2 and Par. 3.3.1,
let us now to find some constraints for the EA by the simulation of the regulator with the
following blocks:
• ERROR AMPLIFIER
Its transfer function can be considered that depicted in Figure 4.14 with the transfer
function of Eq. 4.34.
Simulation parameters: Av(DC) = 60dB, fdp(EA) ≈ 10Hz, fz(EA) ≈ 10kHz, a para-
sitic pole at fpar.(EA) ≈ 10MHz.
By varying slightly fz(EA) we vary slightly the Av(MF ) (refer to Figure 4.14), the
main problem for the stability we will explain that is precisely the Av(MF ), and we’ll
have to find a tradeoff gain/Noise.
• BUFFER
The Buffer has unitary gain in a large bandwidth, however the input capacitance of
the power transistor creates a parasitic pole pBUF (Eq. 3.17).
Simulation parameters: fp(BUF ) ≈ 1MHz.
• FEEDBACK
The Feedback Network is the voltage divider which guarantees the regulation Vout =
5V , the Bypass capacitor is used to reduce Noise. The Feedback transfer function is
that depicted in Figure 3.19.
Simulation parameters: R1 = 630kΩ, R1 = 200kΩ, CB = 1nF , fz(FB) ≈ 250Hz,
fp(FB) ≈ 1kHz.
• POWER STAGE
The Power stage uses a PMOS transistor so, in AC, it’s a gain stage that depends
on the ILOAD, the CL creates the output pole pout(Eq. 3.16) and the ESR creates a
zero (Eq. 3.14).
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Fig. 4.20: Power stage, CL = 1µF , ESR = 100mΩ, IL = 1A, 100mA, 10mA
The desired Loop-gain of the regulation loop is that proposed in Figure 3.5 and, of
course, with the bypass capacitor in Figure 3.24. The biggest problem is that at medium
frequency, about 1kHz < f < 100kHz, we would like that the Loop-gain |T | ≤ 20dB
because then there is the output pole pout. The Power stage has a roughly gain of
Av(POW ) ≈ 20dB, the feedback network has a unitary gain at medium frequency thanks to
CB and the EA has a voltage gain Av,EA(MF ), so at medium frequency the Loop-gain has
|T(MF )| ≈ Av(POW )Av,EA(MF ) that it could be |T(MF )| > 20dB. This leads the Loop-gain
to cut the frequency axis at a too high frequency fc(LG) ≈ 1MHz where there could be
many more parasitic poles than those simulated, these could lead to the instability.
The principal constraint is therefore the Av,EA(MF ), the worst-case is at the maximum
ILOAD = 1A because pout is at the highest frequency and so fc(LG) is the highest.
fz(EA) [kHz] Av,EA(MF ) [dB] fc(LG) [kHz] PM [
◦]
10 0 231 93
5 6 453 85
3 10 655 81
Tab. 4.1: Av,EA(MF ) effect on the Loop-gain at IL = 1A
The position of the EA zero is not so relevant, thus the suitable range is 1kHz ≤
fz(EA) ≤ 100kHz. Av,EA(MF ) has a big impact on the fc(LG) even if the Phase Margin
is very good (PM > 80◦ but in the simulation are not taken into account many parasitic
poles that there are in a real circuit so the phase margin could be smaller), because the
crossing frequency is quite high, we should design the OTA to maintain fc(LG) ≤ 500kHz,
so it must be Av,EA(MF ) ≤ 6− 7dB.
Figure 4.22 and Figure 4.23 show how the Loop-gain module varies in the ”worst case”
with Av,EA(MF ) = 10dB: the compensation is good because PM > 80
◦ for all simulations,
however the phase margin could be much smaller in particular at IL = 1A and CL = 1µF
(the red curve).
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Fig. 4.21: Loop-gain Module at IL = 1A, CL = 1µF , CB = 1nF , varying fz(EA),
Av,EA(MF )
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Fig. 4.22: Loop-gain Module at Av,EA(MF ) = 10dB, CL = 1µF , ESR = 100mΩ, CB =
1nF , varying IL = 1A, 100mA, 10mA
Noise Budget
With the use of the bypass capacitor CB we prevent the amplification 1/βF of the Voltage
Reference (Bandgap) and EA Noise, so the transfer function from the input of the EA
to the output of the regulator is unitary (see Par. 3.3.1). Remember that the integration
band is 10Hz ≤ f ≤ 100kHz and the target is VN,out(INTEGRATED) ≤ 20µVRMS over the
band. Since we have not modeled the Flicker Noise, we may consider that few µVRMS are
produced by Flicker, so we have to keep a safety margin of few µVRMS .
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Fig. 4.23: Loop-gain Module at Av,EA(MF ) = 10dB, IL = 1A, ESR = 100mΩ, CB = 1nF ,
varying CL = 1µF, 10µF, 100µF, 1mF
A reasonable Noise budget can be divided in this way:
VN,out(INT.) ≈
√(
VN,BG(INT.)
)2
+
(
VN,EA(INT.)
)2
+
(
VN,FB(INT.)
∣∣
CB
)2
≈
√(
13µVRMS
)2
+
(
10µVRMS
)2
+
(
4.1µVRMS
∣∣
CB=1nF
)2
≈ 17µVRMS
(4.44)
Therefore we should be able to design an EA with VN,EA(INT.) ≤ 10µVRMS , obviously
more low-Noise it is and better is.
4.3.2 Proposed OTA
The proposed OTA is a mirrored OTA with an asymmetrical compensation to the output,
the circuit is depicted in Figure 4.31, the analysis of the OTA is in Par. 4.2.1. For the
transistor number (Mx) refer to Figure 4.13 instead to Figure 4.31.
The constraints for the design are explained in Par. 4.3.1, but are quickly repeated
below for convenience:
1. Av(DC) ≥ 60dB
2. 1kHz ≤ fz(EA) ≤ 10kHz
3. Av(MF ) ≤ 7dB
4. VN,in(INTEGRATED)
∣∣∣∣
10Hz−100kHz
≤ 10µVRMS
5. maximum total current consumption ITOT (MAX) few tens of µA
Initial design choices taken (consider (W/L)0 = (W/L)1, (W/L)3 = (W/L)4, (W/L)5 =
(W/L)6 = M(W/L)4, (W/L)7 = (W/L)8):
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• Itail = 10µA (but can be increased up to 15µA).
• gm1 ↑ is high thanks to a big (W/L)1 ↑↑, this helps to increase Av(DC) and to decrease
Thermal Noise. Since the area (WL)1 ↑↑ is big the Flicker Noise is decreased.
• L3/4/5/6/7/8 < L1 to not increase Flicker Noise.
• M = (W/L)5
(W/L)4
= 2 to not increase Thermal Noise. M may not be very big because
the total current consumption is increased ITOT = Itail(1 +M).
• gm7  gm1 to not increase Thermal Noise. To make a small gm7 ↓ is necessary
(W/L)7 < 1.
• Cc = 50pF , Rx = 2MΩ in order to have fz(EA) ≈ 3kHz.
In order to respect the specifications 1, 3, 4 we have to find a suitable W3/4 to determine
a right gm4, this is made by simulations shown in Figure 4.24 and Figure 4.25.
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Fig. 4.24: Voltage gain, W1 = 200µm, (W/L)5 = 2(W/L)4
W4 [µm] ITOT [µA] Av,(DC) [dB] Av,(MF ) [dB] VN,in(INT.) [µVRMS ]
15 30 ≈ 66 5.3 8.8
15 45 ≈ 66 6.7 7.1
So with W4 = 15µm and ITOT = 30− 45µA we met the specifications.
We can try to change gm1 by varying W1 to increase/decrease the Noise and Voltage
gain(Figure 4.26 and Figure 4.27).
We may see by varying W1 that the voltage gain Av and VN,in(INT.) remain practically
unchanged, this because the gm1 is near to saturate and doesn’t vary more appreciably. So
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Fig. 4.25: Integrated input Noise voltage, W1 = 200µm, (W/L)5 = 2(W/L)4
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Fig. 4.26: Voltage gain, W4 = 15µm, (W/L)5 = 2(W/L)4, ITOT = 30µA
in the view to reduce Flicker Noise and don’t occupy too much area, I choose to maintain
W1 = 200µm.
It’s interesting to observe what are the Noise contributions of the single transistors
and the resistance (Figure 4.28).
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Fig. 4.27: Voltage gain, W4 = 15µm, (W/L)5 = 2(W/L)4, ITOT = 30µA
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Fig. 4.28: V 2N,in(INT.) with W1 = 200µm, W4 = 15µm, (W/L)5 = 2(W/L)4, ITOT = 30µA
Figure 4.28 confirms that the most of Noise is produced by the input couple M0−M1
(15% each one) and from transistors M3−M5−M6 (15% each one), we have minimized
the Noise of M7 −M8 that is negligible and the Noise of M4 is totally negligible as we
said in Par. 4.2.1, Rx contributes to the total Noise power with about a 15%.
Theoretically we can calculate VN,in(INT.) integrating over the band (B = 100kHz −
10Hz ≈ 100kHz) the Eq. 4.43 and then making the square root, since M = 2 and
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neglecting gm7/gm1, the more compact formula is:
VN,in(INT.) ≈
√
16
3
kT
1
gm1
(
1 + 4
gm4
gm1
)
×
√
B (4.45)
With the manual calculation of Eq. 4.45 it results VN,in(INT.) ≈ 6.3µVRMS , instead with
the help of Figure 4.28, considering only the Noise produced by M0−M1−M3−M5−M6
it results VN,in(INT.) ≈ 7.6µVRMS .
The designed OTA has a current consumption of ITOT = 30µA, the dimensions of
transistors are shown in Figure 4.31 and W1 = 200µm, W4 = 15µm. It respect all the
specifications 1/2/3/4/5 and there is a parasitic pole in the voltage gain in high frequency
at about fpar.(EA) ≈ 4MHz.
Stability and Noise performance of the Regulator with the designed OTA
The Stability and Noise performance of the Regulator with the proposed OTA are depicted
in Figure 4.29 and Figure 4.30 (except the EA, which is that designed, the other blocks
are those explained in Par. 4.3.1).
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Fig. 4.29: Loop-gain Module, CL = 1µF , ESR = 100mΩ, CB = 1nF , R1 = 630kΩ,
R2 = 200kΩ
80 Error Amplifier Noise
Name RLItail
15.20394u
14.43866u
...")**2)))
 ...")**2))) 5 1e-05
 ...")**2))) 5 1.5e-05
 ...")**2))) 50 1e-05
 ...")**2))) 50 1.5e-05
 ...")**2))) 500 1e-05
 ...")**2))) 500 1.5e-05
V_
RM
S (
u)
8.0
10.4
12.8
15.2
17.6
20.0
freq (Hz)10
4 105 106
Integrated VN,out Total
Fig. 4.30: VN,out(TOT,INT.) with CL = 1µF , ESR = 100mΩ, CB = 1nF , R1 = 630kΩ,
R2 = 200kΩ, simulated Bandgap VN,BG(INT.) ≈ 12µVRMS
Itail [µA] ITOT (EA) [µA] fc(LG) [kHz] PM [
◦] VN,out(TOT,INT.) [µVRMS ]
10 30 412 77 15.2
15 45 475 74 14.4
Tab. 4.2: Stability and Noise performance of the Regulator at IL = 1A
The Loop-gain cuts the frequency axis at a frequency lower than 500kHz, this is really
good and also the Phase Margin is quite good ≈ 75◦ at IL = 1A and also better at
IL = 10− 100mA at about ≈ 85◦.
As regard the Noise performance, considering VN,BG(INT.) ≈ 12µVRMS , we have
VN,out(TOT,INT.) ≈ 15µVRMS that is a very good performance because we have a good
margin of 5 − 4µVRMS for the Flicker Noise, however we should be able to design a
low-Noise voltage reference with about VN,BG(INT.) ≈ 12− 13µVRMS .
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Fig. 4.31: Proposed OTA

Chapter 5
Voltage Reference Noise
The Voltage Reference, also called simply Bandgap generator, is a circuit that provides
an output voltage insensitive to the absolute Temperature. There are many topologies
that allow to obtain this insensitive voltage, I choose to analyze and to design the Brokaw
Bandgap (see [1]), the theoretical analysis refers to Figure 5.1 and simulations are made
with the designed Bandgap with NMOS-output of Figure 5.10.
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VDDVDD
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IPTAT
ITOT=2IPTAT
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Start-up
VDD Vout
RHI
IM4
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Fig. 5.1: Brokaw Bandgap
The working of this circuit is simple, applying the KVL (Kirchhoff Voltage Law) it
results:
Vout(T ) = VBE0(T ) +R2(2IPTAT (T )) (5.1)
now it’s necessary to investigate VBE0 and IPTAT behaviors, this is made in Ap-
pendix. A.13.
We would like Vout to be insensitive to the absolute Temperature, so:
∂Vout(T )
∂T
=
∂VBE0(T )
∂T
+ 2R2
∂IPTAT (T )
∂T
= 0 (5.2)
and substituting Eq. A.56, Eq. A.58 it results:
∂Vout(T
∗ = 300K)
∂T
≈ −2× 10−3 + 2R2
R1
k
q
ln(n) = 0 (5.3)
so we calculate R2 as:
R2 =
2× 10−3R1q
2k · ln(n) (5.4)
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Now Vout is insensitive to the Temperature (in a first approximation) and it results:
Vout(T = 300K) ≈ VG0 = 1.2V (5.5)
The value of R1 fixes the total current consumption of the Bandgap:
ITOT = 2IPTAT +
Vout
R4
≈ 2IPTAT (5.6)
so we size R1 as:
R1 =
|∆VBE |
IPTAT
=
1
IPTAT
kT
q
ln(n) (5.7)
The starting point to design the Bandgap is using Eq. 5.7 and Eq. 5.4, we have assumed
that
∂VBE
∂T
(T ∗ = 300K) ≈ −2mV/K and also the physical resistances R1−R2 have their
own temperature coefficient, so the combination of values R1 − R2 that makes true the
Eq. 5.3 must be determined with the help of the simulator.
At high temperatures the transistor with more emitters (T1) has more leakage current
towards the substrate respect the one-emitter transistor (T0), so we should design a specific
block to ensure the leakage compensation. To match leakage a starting point is to put
a off-transistor, with n − 1 emitters, with the drain connected with that of T0 (like T4
in Figure 5.10). Therefore since it is off it has effect only with its leakage current to the
substrate, however a correct matching circuit is found only with simulations and a very
nice layout. The leakage compensation ensures a lower drift in temperature of Vout(T ), so
a curve similar to a ”bell”, as in Figure 5.2.
 VS("/Vout")
Vo
ut 
(V)
1.198
1.197
1.201
1.202
1.2
1.199
Name
temp (C)
50.0-50.0 0.0 150.0100.0
Vout(T)
Fig. 5.2: Vout, sweep in temperature
If we want to have a voltage Vout 6= 1.2V it’s simple because we can take as output
voltage the Vx (Figure 5.1):
Vx =
(
1 +
R3
R4
)
Vout (5.8)
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or we can scale down Vout with a voltage divider as in Figure 5.10.
Since the Bandgap is ”self-polarized” there are 2 suitable DC operating points: the
first (the desired) is when Vout ≈ 1.2V (or scaled) and IPTAT 6= 0, the second is with
IPTAT , Vout = 0. To avoid the second operating point it should be designed a specific
start-up circuit.
As regard the minimum supply headroom (VDD(min)) to correct regulate Vout, consider
to have a NMOS-output Bandgap (that of Figure 5.1) and Vout = 1.2V so R3 = 0:
VDD(min)
∣∣∣∣
N−out
= 1.2 + |VGSM4 |+ |VDSsat.(M3) | (5.9)
The supply headroom of circuit in Figure 5.10 is shown in Figure 5.3, a Bandgap with
PMOS-output has a lower supply headroom.
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Fig. 5.3: Supply Headroom, NMOS-output
5.1 Frequency Compensation
The circuit works in closed Loop to regulate the output voltage Vout. There are 2 Loops:
a Negative Loop due to the signal path of transistor T0 and a Positive Loop due to the
path of transistor T1. The Negative Loop has a higher Loopgain module: T0 has a higher
transconductance than T1 because it has not the degeneration resistance R1, so the overall
circuit is regulated from a Negative Loop. In order to guarantee the stability of the circuit
we have to calculate the Loopgain.
First we calculate the transconductance
iHI
Vx
, we know that the resistance seen into
the emitter of a BJT is about Re ≈ 1/gm, so making the KVL it results:
i0
(
1
gm0
)
= i1
(
R1 +
1
gm1
)
(5.10)
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Fig. 5.4: Loopgain calculation with AC circuit
We know that gm =
qIC
kT
, the transistors operates at equal currents IC0 = IC1 so
gm0 = gm1, R1 is calculated in Eq. 5.7, thus making this substitutions in Eq. 5.10 it
results:
i0 = i1
(
1 + ln(n)
)
(5.11)
Now we suppose that R2  1
gm
, R1 (a strong degeneration), therefore the total current
i0 + i1 is due to the voltage change across R2 resulting from the voltage Vx at the common
bases. That is:
i0 + i1 =
Vx
R2
(5.12)
The combination of Eq. 5.11 and Eq. 5.12 can be manipulated to find the transcon-
ductance
i0 − i1
Vx
=
iHI
Vx
=
1
R2
(
ln(n)
2 + ln(n)
)
(5.13)
The current iHI flows into a H igh-resistive I nternal node RHI = Ro0//Ro3 and pro-
duces a voltage VHI = −iHIRHI that, thanks to the voltage buffer M4, is the same as
Vy = VHI .
We can ensure a dominant pole-compensation of the Loop with the insertion of a
capacitor Cc connected to the high-impedance internal node, in order to create a low-
frequency pole. Therefore the total Loopgain has the form:
T (s) ≈ −Vy
Vx
(s) =
Ro0//Ro3
R2
(
ln(n)
2 + ln(n)
)(
1
1 + sCc(Ro0//Ro3)
)
(5.14)
Note that the low-frequency Loopgain module does not depend on the current IC0/1 =
IPTAT at a first approximation, because |T(DC)| =
(
(Ro0//Ro3) ∝ 1
IC
)(
1
R2
∝ IC
)
, how-
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ever the pole is proportional to Ro0//Ro3 so it moves with IC . We can roughly estimate
the unity-gain frequency fc of the Loopgain:
fc =
(
ln(n)
2 + ln(n)
)
1
2piCcR2
=
(
ln(n)
2 + ln(n)
)
IPTAT
2pi × 10−3TCc
(5.15)
where in Eq. 5.15 we have substituted R2 =
1× 10−3T
IPTAT
(found substituting Eq. 5.7
into Eq. 5.4). The Loopgain of circuit in Figure 5.10 is shown in Figure 5.5, a manual
estimation of fc
∣∣∣∣
IPTAT=1µA
≈ 5.3kHz and the simulated value is about fc ≈ 4.6kHz, in
good agreement.
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Fig. 5.5: Loopgain, IPTAT = 1− 5µA, Cc = 50pF , n = 8, T = 300K
5.2 Noise
It’s very important to understand and analyze the Noise produced by the Bandgap, the
Noise sources are transistors and resistors and are highlighted in Figure 5.6 (the Shot
Noise of the base current of T0/1 has been neglected in this analysis).
R2 Noise
R2 produces a Noise signal that is a common mode signal, so it is deleted in the RHI -
node and it does not propagate to the output (the Noise path is very similar to that of
Figure 4.4). However the two paths through T0 and T1 are not completely symmetric so
the Noise at output is not zero, but it is so small that it can be surely neglected.
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Fig. 5.6: Bandgap Noise sources
T1/T0/M2/M3 Noise
The Noise produced by these transistors is transferred to the output with a Closed-Loop
transfer function, so the voltage gain to the output is of the form:
vN,out
vN,Mx/Tx
(s) = Av,C.L.(s) =
Av,O.L.(s)
1 + T (s)
(5.16)
generally it’s a low voltage gain and it starts to decrease when the Loopgain reaches
the unitary-gain frequency fc. Therefore the Noise of these transistors is white and it
starts to decrease when f ≥ fc, if we add the 4 contributions this Noise is not negligible,
however it is not the main Noise source.
M4 Noise
vN,M4 ”sees” a closed-Loop transfer function like Eq. 5.16, now Av,O.L.(s) ≈ 1 because M4
is a voltage buffer, thus the total transfer function is just:
vN,out
vN,M4
(s) ≈ 1
1 + T (s)
(5.17)
so the Noise is strongly attenuated for f < fc and it is unitary transferred to the
output for f ≥ fc, this Noise source however is negligible.
R4 Noise
First we explain how is the Bandgap output resistance Rout, the Bandgap provides a
constant and regulated Vout so it is itself a voltage regulator, we know that a voltage
regulator has a very low output resistance. The Open-Loop output resistance is
Rout,O.L.(s) = Rib//
1
gm4
≈ 1
gm4
(5.18)
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and the Closed-Loop output resistance is
Rout,C.L.(s) ≈ 1/gm4
1 + T (s)
(5.19)
R4 is a resistance of the order of MΩ because we want a small DC current IM4 =
Vout
R4
,
so it produces a lot of Noise. Fortunately the voltage transfer function to output is very
low:
vN,out
vN,R4
(s) =
Rout,C.L.(s)
Rout,C.L.(s) +R4
 1 (5.20)
therefore the Noise of this big resistance is negligible.
R3, R4 Divider If Vout is scaled up with the use of the feedback divider R3, R4 (Fi-
gure 5.1), these resistances play the role of R1, R2 in the total regulator (Figure 3.4), so
as it is explained in Appendix. A.6: ∣∣∣∣vN,outvN,R4
∣∣∣∣(s) ≈ R3R4 (5.21)
and ∣∣∣∣vN,outvN,R3
∣∣∣∣(s) ≈ 1 (5.22)
at least until |T (s)|  1.
This Noise is very deleterious, so a Bypass capacitor is needed (as explained in Par. 3.3.1).
R1 Noise
First we calculate the Open-loop transfer function
vN,out
vN,R1
(s)
∣∣∣∣
O.L.
.
T1 T0
R1
vN,R1
+
-
+ +
- -vbe1 vbe0
iN
Fig. 5.7: R1 Noise, circuit zoom
Neglecting R2 and considering gm1 = gm0, the Noise vN,R1 produces a noise current
that circulates in the ”internal” network
iN =
vN,R1
R1 +
2
gm0
(5.23)
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Applying KVL to the internal network we may calculate
|∆vbe| = |vbe1 − vbe0 | = R1iN − vN,R1
=
 R1
R1 +
2
gm0
− 1
 vN,R1 (5.24)
and since gm0 =
qIPTAT
kT
and R1 is expressed by Eq. 5.7, we can manipulate Eq. 5.24
and rewriting as
|∆vbe| ≈
(
2
2 + ln(n)
)
vN,R1 (5.25)
Now referring to Figure 5.4 we easily found:
∣∣∣∣vN,outvN,R1
∣∣∣∣(s)∣∣∣∣
O.L.
= gm0(Ro0//Ro3)
(
2
2 + ln(n)
)(
1
1 + sCc(Ro0//Ro3)
)
(5.26)
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Fig. 5.8: vN,out(R1)
Therefore the Closed-Loop transfer function has the form of Eq. 5.16 and when |T (s)| 
1, Eq. 5.26 reduces to
∣∣∣∣vN,outvN,R1
∣∣∣∣(s)∣∣∣∣
C.L.,|T (s)|1
≈ gm0R2 2
ln(n)
≈ 1× 10−3 q
k
2
ln(n)
≈ 11.6 2
ln(n)
(5.27)
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This is a very important and curious result because the transfer function is independent
of temperature and of all other parameters (n appears with the logarithm so has a small
impact). If we consider n = 8 so ln(n) ≈ 2, it results
∣∣∣∣vN,outvN,R1
∣∣∣∣ ≈ 21dB, therefore the Noise
at the output produced by R1 is that of a resistance of value 100R1 (!). This is the main
contribution to the total output Noise.
Total Noise
All contributions explained above form the total output Noise vN,out(TOT ), the Noise of
most of contributions (R1/T1/T0/M2/M3) decreases when f ≥ fc so when |T (s)| ≤ 1,
therefore is important to have the smaller as possible bandwidth (fc) of the Loopgain.
However this is not simple because (see Eq. 5.15) to decrease the band we have two
choices: decrease the IPTAT or increase Cc. Decreasing IPTAT is to avoid because we
increase the Noise produced by all resistances and all transistors, we can increase Cc but
for an integrate capacitor there are some limits on the value that can be integrated, we can
assume that the biggest integrated Cc(max) ≈ 50pF . However if we give to the customer
the possibility to put an external capacitor Cc ≥ 1nF , we can easily filter all the Noise.
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Fig. 5.9: vN,out(TOT ) Integrated, IPTAT = 1− 5µA, Cc = 50pF
component % of v2N,out(TOT,INT.)
R0 46.3
T0 13.3
T1 11.4
M7 5.5
M6 5.0
M5 5.0
R7 4.5
R8 4.5
others 4.5
Tab. 5.1: Components are referred to the circuit in Figure 5.10
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The Noise budget for the Bandgap is VN,BG(INT.) ≤ 13µVRMS as explained in Par. 4.3.1,
with a Cc = 50pF we don’t reach the target and varying IPTAT the Noise varies slightly.
Thus this simple Bandgap with integrate Cc is not good for our purpose.
Fig. 5.10: Brokaw Bandgap N-output
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5.3 Proposed Bandgap
To decrease the Noise the idea is to scale down all the Noise produced by the previous
Bandgap and further filtering the output. To scale down the Noise by a 2 factor and
maintaining Vout(DC) = 1.2V it’s necessary to have a Bandgap that regulates a ”High-
voltage” VBG(DC) = 2.4V . Then we may insert a capacitor Co at the output for filtering,
because now we have a high-impedance output node Rout ≈ Rx//Rx = Rx/2.
T1 T0
R1
R2
AenAe
M3
VDDVDD
M2
1.....:.....1
IPTAT
ITOT=2IPTAT
Rx
Rx
M4
VDD
Cc
Vout
RHI
IM4
VBG
2Ae
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Rz
T5
RBG,C.L.
Rib
Rout
Fig. 5.11: Bandgap ”High Voltage ” P-output
I choose a PMOS-output because the Bandgap requires a lower Supply-Headroom
(VDD(min)) than the NMOS-output (for Eq. 5.29 think to make ”High-Voltage” the circuit
in Figure 5.1):
VDD(min)
∣∣∣∣
P−out
= 2.4− VBET0 + VCEsat.(T0) + |VGSM3 | (5.28)
VDD(min)
∣∣∣∣
N−out
= 2.4 + |VGSM4 |+ |VDSsat.(M3) | (5.29)
thus VDD(min)(P ) < VDD(min)(N). The designed Bandgap has VDD(min) ≈ 4V .
The manual design of the Bandgap is essentially the same explained in Par. 5, the
output voltage is Vout =
VBG
2
, considering 2 equal resistances of value Rx. Choosing the
value of R1 as in Eq. 5.7 we choose the current IPTAT and so the total current consumption
ITOT = 2IPTAT + 1.2/Rx ≈ 2IPTAT . The circuit regulates VBG:
VBG(T ) = VBE0(T ) +R2(2IPTAT (T )) + VBE5(T )
≈ 2VBE0(T ) +R2(2IPTAT (T ))
(5.30)
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note that to match VBE0(T ) = VBE5(T ) is necessary that T5 has Ae5 = 2Ae0 because
IC5 = 2IC0 . R2 is calculated to make
∂VBG(T
∗ = 300K)
∂T
= 0 but now the voltage change
across R2 has to compensate 2VBE0 so
R2 =
2× 10−3R1q
k · ln(n) (5.31)
Therefore VBG is insensitive to the Temperature (in a first approximation) and it
results:
VBG(T = 300K) ≈ 2VG0 = 2.4V (5.32)
As a result
Vout(T = 300K) = VBG/2 = 1.2V (5.33)
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Fig. 5.12: Vout(T ), designed Bandgap
5.3.1 Frequency Compensation
The frequency analysis and the Loopgain calculation is essentially the same explained in
Par. 5.1, the only difference is that the output stage is a voltage gain stage (CS-stage) so
the Loopgain is higher. In order to create a low-frequency pole we can exploit the Miller
effect to ”increase” the capacitor, the voltage gain of the CS-stage M4 is the same as
Eq. 4.39 (Par. 4.2.1) and to eliminate the zero we choose a Rz = 1/gm4. So the Loopgain
results:
T (s) ≈ Ro1//Ro2
R2
(
ln(n)
2 + ln(n)
)
Av4(LF )
(
1
1 + sCcAv4(LF )(Ro1//Ro2)
)
(5.34)
where Av4(LF ) = gm4
(
Ro4//(Rib//2Rx)
)
(at low-frequency).
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Fig. 5.13: Loopgain of designed Bandgap, ITOT ≈ 16µA, Cc = 5− 50pF
The output capacitor Co doesn’t have effect (at a first approximation) on the Loopgain
because, even when Co shorts one Rx, the node VBG(s) still ”sees” a high-impedance path
to ground Rib//Rx. Therefore to guarantee a 1-pole Loopgain and filter the Noise at the
output are two decoupled problems.
5.3.2 Noise
The Noise measured at VBG is approximately the same as the previous Bandgap (Par. 5.2,
except for the noise produced by Rx, Rx), transistor M4 is not a voltage buffer so its Noise
is different but it’s not a main Noise source, different is for R1 Noise. vN,R1 ”sees” a
transfer function to VBG which is proportional to R2 (Eq. 5.27), now R2 is doubled so∣∣∣∣vN,BGvN,R1
∣∣∣∣ ≈ 11.6 4ln(n) . However there is a down-scale to Vout
vN,out
vN,BG
=
1
2
(5.35)
so the Noise produced by transistors is decreased and the Noise produced by R1 is
about the same as Eq. 5.27. Now we analyze the Noise of Rx, Rx and the effect of Co
(a comparison with or without Co is in Figure 5.14, make attention to the linear and
logarithmic scale).
• without Co
Consider Rx, Rx 2 resistances of the order of few MΩ, RBG,C.L. is a low-impedance
node (at least until |T (s)|  1) so we consider RBG,C.L.  Rx. Thus it is as the two
resistances are in parallel and at the output node we take all the Noise produced by
an equivalent resistance of value Rx/2: vN,out ≈ vN,Rx/2. This is a quite high Noise,
because Rx/2 is a big resistance, comparable with that of R1.
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• with Co
Fortunately the output node is a high-impedance nodeRout = (Rx+RBG,C.L.)//Rx ≈
Rx/2 so this allows us to insert a capacitor Co to create a low/medium-frequency
pole to filter Noise:
fo =
1
2piCoRx/2
(5.36)
This is a very good thing because with Co we filter completely all the Noise produced
by the Bandgap, however we cannot exceed values of few MΩ for Rx and about
Co,(max) ≈ 50pF so we cannot pull fo to a frequency arbitrarily low.
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Fig. 5.14: vN,out Spot Noise, ITOT ≈ 16µA, n = 20, Cc = 5−50pF , Co = 50pF , Rx = 2MΩ
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Fig. 5.15: vN,out Integrated Noise, ITOT ≈ 16µA, n = 20, Cc = 5 − 50pF , Co = 50pF ,
Rx = 2MΩ
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Noise contributions are such distributed:
component % of v2N,out(TOT,INT.)
R32 27.5
R33 27.5
R0 24.0
T0 5.5
T1 5.0
M5 5.0
M6 4.5
others 2.0
Tab. 5.2: Components are referred to the circuit in Figure 5.16
As we can see in Figure 5.14/Figure 5.15 the unity-gain frequency of the Loop-
gain has a marginal effect on the Noise so we can use a smaller Cc = 5pF and a
bigger capacitor Co = 50pF has been chosen. The Noise Budget is reached because
VN,out(INT.) ≈ 12.2µVRMS .
In this chapter a ”high-voltage” Bandgap has been explained and designed, it’s also
possible to use a classical Bandgap (as the first explained) and scale down the output
voltage to Vout < 1.2V . This solution is suitable if the Error Amplifier can work with low
Vi,cm like an OTA with P-input couple. However the Noise of a ”Low-Voltage” Bandgap
should be comparable to the ”High-Voltage” version, in addition the resistor divider of
the regulator is a little noisier (Eq. 3.33) because, to regulate at the same voltage, 1/βF
is higher.
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Fig. 5.16: Designed Bandgap ”High-Voltage” with P-output
Chapter 6
Conclusions
This work starts to explain some useful knowledge on the electronic Noise, its behavior
and link between the frequency and time domain, and some theoretical concepts on Noise
simulation and analysis. Then the main focus of the thesis is the feasibility study of a
low-noise LDO voltage regulator with VN,out ≤ 20µVRMS integrated in the bandwidth
10Hz ≤ f ≤ 100kHz, an example of low-noise LDO is explained and designed. To reach
low-noise performance we have to consider the effect of the Voltage Reference, the Error
Amplifier, the Voltage Feedback and the Regulation Loop. In Chapter. 3 is explained the
Noise produced by the voltage feedback and the effect of the regulation loop on the Noise
performance, several methods to act on the regulation loop for decreasing the Noise are
analyzed. Chapter. 4 regards the Error Amplifier and the designed OTA is explained and
simulated. At last, Chapter. 5, takes into account the Noise of the voltage reference that
is the main noise source of a voltage regulator, a suitable low-noise Bandgap reference has
been designed.
6.1 Noise Performance of the Designed LDO Voltage Regu-
lator
The main designed blocks have these Noise performance:
• VN,out(BG)INTEGRATED ≈ 12.2µVRMS
• VN,in(EA)INTEGRATED ≈ 8.8µVRMS
the overall voltage regulator produces this Noise:
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Fig. 6.1: vN,out Spot Noise, VOUT = 5V , IL = 1A, Cc = 1µF , CB = 1nF
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Fig. 6.2: vN,out Integrated Noise, VOUT = 5V , IL = 1A, Cc = 1µF , CB = 1nF
The effect of the voltage divider changes the Spot Noise figure, which in turn influences
the Integrated Noise, with a regulated voltage of VOUT = 5V to reach the Noise target
values of R1 ≥ 2.1MΩ, R2 ≥ 600kΩ are suitable (in order to inevitable leave few µVRMS
for Flicker Noise).
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Fig. 6.3: Loopgain module, VOUT = 5V , Cc = 1µF , CB = 1nF , R1 = 2.1MΩ, R2 = 600kΩ
The regulator is well stable at all load currents with a good phase-margin PM > 80◦.
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6.2 Future Work
To increase Noise performance of an LDO we can take into account and analyze with more
detail this options:
• Other compensation schemes may be studied: the smaller is the regulation band-
width, the smaller is the output integrated noise. However there must be a trade-off
with stability and with the speed of the temporal response.
• The use of a current reference instead of a voltage reference: we can set the correct
regulated voltage at the input of the error amplifier so the regulation loop is closed
in unitary feedback and we avoid the noise gain due to the feedback. The noise of
the current reference has to be investigated.
• The use of a Two-Stage Regulator as explained in Par. 3.3.4.
• With an Active Feedback (Par. 3.3.2) we can reduce very much the noise produced
by the voltage reference and the error amplifier, therefore these two last blocks may
be less complex to design respect noise performance. Also dynamic performance
like PSRR and step-response are improved, however the active feedback should be
low-noise and the compensation of the regulation loop must be analyzed in detail.
• Parallelizing Regulators may decrease the output noise, it’s also possible to pa-
rallelize regulators that have specific functions (low-noise, high output current etc...).
• To reduce very much 1/f -noise we may use Chopper stabilization techniques.
Chopper stabilization modulates the low frequency noise and offset components to
higher frequencies by a mixing operation, followed by low-pass filtering. Further
information and a full explanation can be found in [12].
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A.1 Flicker Noise Divergence
The term ln
f2
f1
suggests that the Power will be infinite, but obviously it’s not possible that
the power is infinite. If we measure the voltage or current, we don’t see the signal diverge,
so we have to investigate the problem under a physical side. Push the frequency to zero
means that we are measuring the system for a time much long because fmin =
1
Tobservation
,
to reach a true DC signal (f = 0) we should measure the system for an infinite time, ob-
viously this is not possible. In practice we are interested only at the time of use of the
device, for example, a voltage regulator how long it will stay on? Few seconds or a full
day? This time sets the minimum frequency that we can reach.
Example: we have a system affected only by Flicker Noise and the fMAX = 100kHz,
we know that the output current is noisy and:
iout,RMS =
√
i2out =
√
i21/f =
∫ fMAX
fmin=1Hz
Kf
1
f
df = 1mARMS
if we vary the fmin, so the Tobservation, how does the Noise vary?
fmin[Hz] Tobs[s] iout,RMS [mA]
1 1 1
10−1 101 1.52
10−3 103 2.63
10−5 105 3.39
10−6 106 3.72
Note that 105sec is about a day and 106sec is about two weeks and the iout,RMS is
increased of very little. This example can help to convince us that really the Flicker noise
can’t diverge any physical signal (voltage or current in electronics).
A.2 Noise Phase
A complete characterization in frequency of the Noise can be represented, like all signals,
by two quantities: the module and the phase. The module was explained in Chapter 1
when we have illustrated Thermal, Shot and Flicker noise, but, the phase how it can be?
Can we make some statistics on it?
We can expect that the phase is random because the noise module in frequency domain
is well defined (think the module of thermal noise that is constant in frequency) so the
uncertainty must be in the phase, otherwise we don’t have a random waveform in time
domain.
The best way to understand how is the phase is trying to realize some noise signals in
time domain, starting from its characteristics in frequency domain: a well known module
and some different phases.
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We use a constant module in frequency as in Figure A.1 (it could be a Thermal or
Shot noise spectrum):
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]
Fig. A.1: Noise spectrum module
the RMS voltage, that contain the information on the Power, is:
VRMS = Vlevel
√
fMAX − fmin ∼= Vlevel
√
fMAX (A.1)
where Vlevel is in this case 10
−7 V√
Hz
.
Now we try to associate three different phases and to discover the time domain reali-
zation.
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Fig. A.2: Constant zero phase
The realization in time domain with module and phase shown respectively in Figure A.1
and Figure A.2 is depicted in Figure A.3.
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Fig. A.3: Realization in time domain
Obviously this signal can’t be a true realization of noise (we can easily convince our-
selves comparing Figure A.3 with Figure 1.1) because there is an impulse in the origin at
t = 0 (Vδ(t) = V (1)) and the rest of the signal is null V (i) = 0 for i 6= 1 (there are N
samples).
The power (or equivalently the VRMS), anyhow, must be conserved from frequency to
time domain:
VRMS
∣∣∣∣
time
= VRMS
∣∣∣∣
frequency
so we can calculate the amplitude of the impulse Vδ(t), we know that
VRMS
∣∣∣∣
time
=
√∑
N V (i)
2
N
=
√
V 2δ(t)
N
(A.2)
thus comparing Eq. (A.1) with Eq. (A.2):
Vδ(t) = Vlevel
√
N
√
f (A.3)
We could expect this time realization from the beginning because the Fourier transform
of the Dirac impulse δ(t) has just a constant module and constant phase. This example
use a null constant phase (6 = 0), if we use another constant phase we obtain again an
impulse at t = 0 but with a different amplitude, for example if we use 6 = pi the impulse
will be −Vδ(t).
N.B. Eq. (A.2) assume that the mean value of the signal is null, V (t) = 0, this is not
obvious, indeed if we make a zoom at the null signal in Figure A.3 we could observe that
the signal is slightly negative, this because the mean value results null. V (t) = 0 because
to make the realization I force the DC component f(0) = 0 because is realistic that Noise
has a null mean value.
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Fig. A.4: Gaussian phase σphase = pi/3
Gaussian Phase
The phase for every frequency sample is created from a gaussian distribution (or normal
distribution) with σphase = pi/3, so about the 99.7% of the generated phase is between ±pi
because is in the band −3σ < phase < +3σ therefore −pi < phase < +pi.
The realization in time domain with module and phase shown respectively in Figure A.1
and Figure A.4 is depicted in Figure A.5.
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Fig. A.5: Realization in time domain
This signal V (t) shows a band with random values, that may seem a noise, and an
impulse in t = 0.
The impulse arises because of there are a lot of frequencies in phase (or quasi in phase)
with 6 ' 0 and so there are the same conditions of the previous example Sec. A.2. The
impulse has a contribute not negligible and even dominant in the VRMS of the signal, so
we can not believe this is a good realization of the Noise.
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Uniform Phase
−4 −3 −2 −1 0 1 2 3 40
200
400
600
800
1000
1200
phase (rad)
S
am
pl
es
Uniform Phase − Histogram
Fig. A.6: Uniform phase
The phase for every frequency sample is created from a uniform distribution in ±pi.
The realization in time domain with module and phase shown respectively in Figure A.1
and Figure A.6 is depicted in Figure A.7.
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Fig. A.7: Realization in time domain
Already at a glance between Figure 1.1 and Figure A.7 we can see the similarity, in
this realization there are not impulses much larger among them.
The calculation of VRMS made with
VRMS
∣∣∣∣
time
=
√∑
N V (i)
2
N
(A.4)
leads to the same results of Eq. (A.1), so this is a correct realization (in the Eq. (A.4)
is assumed a null mean value V (t) = 0).
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The uniform phase seems to be the correct phase to be associated to the Noise, to be
sure, it’s possible to make the opposite test, that is to measure the module and the phase
of a noisy signal.
Measurement of Noise
I made a measurement of the Noise spectrum of a Linear Voltage Regulator LDO (Low
Drop Out) with a Network Analyzer, I measured the module and the phase.
Setup
LDO
VBATT
CL=1uF
RESR=
5.7ohm
100mA
Vout=5V
Rload=
50ohm
100nF
1000uF
RIN=50ohm
NetworkrAnalyzer
Vmeasured
Highrpassrfilter
fH≈3Hz
CB
3
-
3
-
Fig. A.8: Measurement setup
As depicted in Figure A.8, components and the DC operating point are:
CLOAD[uF ] RESR[Ω] RLOAD[Ω] ILOAD[mA] VBATT [V ] Vout[V ]
1 5.7 50 100 12 5
more informations about an LDO are given in Chapter 3.
The Network Analyzer has an input resistance Rin = 50Ω and it accepts at its in-
put port a DC voltage of few Volts, thus we have to use a block capacitor CB that is
indispensable for two reasons:
• decouple in DC the input port.
• if the input voltage is allowed (5V are allowed), the load resistance becomesRLOAD//Rin,
so ILOAD becomes different and the Noise too varies.
To design CB it’s necessary to know the bandwidth we want to make the measure, in
this case [10Hz < f < 1MHz], because:
• at Low frequency there is a high-pass filter CB −Rin (see Figure A.8)
Vmeasured(s)
Vout(s)
=
sCBRin
1 + sCBRin
(A.5)
so it must be f0 << fmin, with f0 =
1
2piCBRin
the cut-frequency of the filter and
fmin = 10Hz in this case. CB results a big capacitor, I chose a commercial value
CB = 1000µF , so it results f0 ≈ 3Hz.
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• at High frequency, because of CB is a big and electrolytic capacitor, it has not
negligible parasitic components like RESR and LESR, so at a frequency 10−100kHz
the capacitor seems like an inductance. To avoid this problem is possible to connect
in parallel a smaller ceramic capacitor (Csmall = 100nF ) that relieves the effect of
LESR(CBIG) and it has no effect at low frequency because CB = CBIG + Csmall ≈
CBIG.
Measure
Figure A.9 shows the module of the spectrum of the measure
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Fig. A.9: Module
and in Figure A.10 is shown the measured phase
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Fig. A.10: Phase
We are interested at the phase and the question is: has it a uniform distribution?
To answer, let’s see the histogram in Figure A.11 and make some calculations.
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Fig. A.11: Phase histogram
Theory A variable uniformly distributed between ±pi has zero mean, x = 0 (because
the two extremes are opposite), and variance σ2x =
pi2
3 ≈ 3.3.
The measured phase presents a mean value phase = 0.0145 ≈ 0 and variance σ2phase =
3.33 ≈ 3.3, so we may reasonably think that the Noise phase is a random variable with a
uniform distribution.
A.3 Nyquist Theorem
If we want to pass from a continuous signal in time domain (time ∈ <) to a discrete signal
(time ∈ kTs), there is no information loss in this passage if:
• the spectrum of the signal is band-limited with fMAX = B
• the sampling frequency fs respects the condition: fs ≥ 2B
otherwise there is the Aliasing phenomenon (think that repetitions in Figure 2.2 are
partially overlapped) and we can not exactly rebuilt the original signal from samples.
A.4 PSD
Let’s make an example of PSD calculation and let’s give some practical and useful knowl-
edge.
We consider this signal:
v(t) = 10sen(2pift) + α(t)
α(t) is a random variable with a gaussian distribution and σα = 1V , f = 10Hz and
the sampling rate is fs = 1MHz.
The Vlevel indicated in Figure A.13 represents the white PSD of the gaussian process
α(t) and thus σ2α = V
2
levelB (B is the bandwidth, so B = fs/2)
Vlevel =
√
σ2α
B
(A.6)
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Fig. A.12: Signal, N = 100k Samples
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Fig. A.13: PSD, N = 100k Samples
If the number of samples is increased (we sample the signal for a longer time) we obtain
Figure A.15, as we can see the Vlevel is the same because of the bandwidth is about the
same (fMAX >> fmin) and thus Eq. (A.6) leads the same result.
The interesting thing to note is that the amplitude of the sine is different in the two
cases A1 6= A2, this because in the PSD graph the amplitude is scaled by the factor 1/
√
∆f
as in Eq. (2.7). This is correct for random signals that have a wide spectrum but this is
not correct for deterministic signals that have a line spectrum, indeed only A1 is the true
RMS value so A1 = 10/
√
2 because of ∆f = 1Hz in Figure A.13.
With this example we have to remember that the PSD spectrum gives the correct in-
formation only for random signals that have a wide spectrum, otherwise for deterministic
signals is better to use a simply FFT graph.
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Fig. A.14: Signal, N = 1M Samples
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Fig. A.15: PSD, N = 1M Samples
At last I want to make a short digression on the DC value X(f = 0) in (2.3), the Re-
lation (2.1) returns the DC value only because it’s based on a fictitious periodic repetition
of samples x(nTs). Indeed, we measure only a portion Tmeasured = NTs of the signal, so
we can correctly calculate only the harmonic at fmin = ∆f = 1/(NTs). The DC value
would be correctly calculated only if we sample the signal for an infinite time and this is
obviously impossible.
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A.5 Flicker Noise Realization
Starting from a Flicker Noise PSD, let’s try to make a realization in time domain.
Flicker Noise has its PSD that is V
2
Hz ∝ 1f and thus V√Hz ∝
1√
f
, so the module amplitude
as in Figure A.16 reduces by 10 in two dacades.
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Fig. A.16: Flicker Noise
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Fig. A.17: Flicker Noise Realization
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A.6 Voltage Divider Noise
R1 Noise
To calculate the Noise transfer function we start with the AC model depicted in Figure 3.4,
we can simplify this model in that of Figure A.18.
A(s)Vi,EA
Ro
R1
R2
CB
+
-
VFB
VN,out
CL
RESR
Vi,EA
VN,R1+-
+-
IL
Fig. A.18: Simplified AC model for R1 Noise calculation
Where Ro = Ro,P and A(s) = AEA ×ABUF ×APASS .
For the moment we calculate the transfer function at low frequency so we neglect the
contribute of CL and CB. Let’s apply the KVL (Kirchhoff Voltage Law) at the main loop
(we consider IL = 0):
VFB(s) =
(
A(s)Vi,EA(s)− VN,R1
) R2
R1 +R2 +Ro
(A.7)
we make the substitution β =
R2
R1 +R2 +Ro
≈ R2
R1 +R2
, Vi,EA = −VFB and let’s
develop the Eq. A.7:
VFB(s) = − βVN,R1
1 + βA(s)
(A.8)
To calculate the output voltage:
VN,out(s) = A(s)Vi,EA(s)− VRo
= −A(s)VFB(s)−
((−A(s)VFB(s)− VN,R1) RoR1 +R2 +Ro
)
(A.9)
and replacing Eq. A.8 in Eq. A.9, we obtain:
VN,out(s) =
βA(s)
1 + βA(s)
VN,R1 −
βA(s)
1 + βA(s)
Ro
R1 +R2 +Ro
VN,R1 +
Ro
R1 +R2 +Ro
VN,R1
=
(
βA(s)
1 + βA(s)
− βA(s)
1 + βA(s)
Ro
R1 +R2 +Ro
+
Ro
R1 +R2 +Ro
)
VN,R1
(A.10)
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We recognize that the Loop-gain T (s) = βA(s) is at low frequency T (s)  1, and
since Ro  R1 +R2 the term Ro
R1 +R2 +Ro
is
Ro
R1 +R2 +Ro
 1. Thus Eq. A.10, in the
band of the regulator (|T |  1), reduces to:
VN,out
VN,R1
(s) ≈ βA(s)
1 + βA(s)
≈ 1 (A.11)
therefore
VN,out
2
∆f
≈ VN,R1
2
∆f
(A.12)
The effect of CB is to short, at medium frequency (but smaller that 100kHz), the
Noise produced by R1, so the Noise current flows through CB and has not influence on
the output. Try to think that CB is a short and CL is opened, the output voltage will be
(respect Eq. A.9):
VN,out(s) = −A(s)VFB(s) R2
R2 +Ro
independent from the noise, so CB decreases the Noise because it creates a pole at
medium-low frequency fB.
fB =
1
2piR1CB
(A.13)
CL contributes to decrease the Noise because it shorts Noise to ground, but it acts at
a higher frequency because it creates a pole at the frequency fo  fB (Ro,CL is very low).
fo =
1
2piRo,CLCL
(A.14)
So R1 Noise, usually, ”sees” a 1-pole transfer function (see Figure 3.12):
VN,out
2
∆f
≈
 1
1 + j
f
fB

2
VN,R1
2
∆f
(A.15)
R2 Noise
As R1 Noise calculation we use a simplified AC model respect that depicted in Figure 3.4,
in Figure A.19 the circuit is drawn in a different way.
We easily identify a classical inverting integrator, so when the circuit works well (when
|T |  1), the transfer function for R2 Noise is:
VN,out
2
∆f
≈
−
R1
R2
1 + j
f
fB

2
VN,R2
2
∆f
(A.16)
with fB the same as in Eq. A.13.
In this case too, CL creates a pole (the same as in Eq. A.14) at high frequency so it
has a poor effect.
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Fig. A.19: Simplified AC model for R2 Noise calculation
A.7 Active Feedback: Stability and Noise
Stability
It’s quite simple to guarantee the stability of the active feedback loop and for this choice
of values the Loop-Gain is shown in Figure A.20.
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Fig. A.20: Feedback Loop-gain, Voltage-gainEA,FB(0) = 60dB, fpoleEA,FB = 10kHz, R3 =
100kΩ, C3 = 16pF , C4 = 10nF
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Instead, the main loop is more difficult to compensate, using the circuit in Figure 3.18
except for the feedback that is that in Figure 3.25, T (s) ≈ A(s) RL
RL +Ro
βF (s) and βF is
that of Figure 3.26.
If there is not the active feedback, the loop-gain crossing frequency is tens of kHz,
now with the active feedback, at those frequencies the loop-gain magnitude is Av,FB times
greater and so the crossing frequency fc shifts to higher frequencies, hundreds of kHz. This
is a very big problem because at few MHz there are parasitic poles, so shifting fc near
the MHz is dangerous, this is the biggest problem using an active feedback. Using a
quasi-ideal circuit to simulate the loop-gain we have not the problem of lots of parasitic
poles, so the only thing that decreases the phase margin is the proximity of p2 (Eq. 3.46)
and po (Eq. 3.16) that leads to a 2-poles system, this is depicted well in Figure A.21.
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Fig. A.21: Main-Loop Loop-gain, IL = 100mA, CL = 1µF , ESR = 100mΩ, CB = 1nF
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Tab. A.1: Phase Margin referred to Figure A.21, IL = 100mA, CL = 1µF , ESR = 100mΩ,
CB = 1nF
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Fig. A.22: Main-Loop Loop-gain, Av(FB) = 11, IL = 100mA, ESR = 100mΩ, CB = 1nF
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Tab. A.2: Phase Margin referred to Figure A.22, Av(FB) = 11, IL = 100mA, ESR =
100mΩ, CB = 1nF
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Fig. A.23: Main-Loop Loop-gain, Av(FB) = 11, CL = 1µF , ESR = 100mΩ, CB = 1nF
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Tab. A.3: Phase Margin referred to Figure A.23, Av(FB) = 11, CL = 1µF , ESR = 100mΩ,
CB = 1nF
Active Feedback Noise
The active feedback produces itself a Noise that is injected in the circuit, this Noise is
produced by R3, R4 and the feedback error amplifier. The noise of the feedback EA can
be represented as an input noise of the EA so it is added at the Vx node (referring to
Figure 3.25), the Noise produced by R3 and R4 is more useful to consider injected in the
VFB node.
++
+
+
+
VN,out
VN,EA(FB)VN,R4
VN,R3
VFB
Vx
HR3
HR4
A
B
C
Fig. A.24: Active feedback Noise scheme
In the block scheme of Figure A.24
A = A(s) = AEA(s)×ABUF (s)×APASS(s) (A.17)
and B = B(s) is that of Eq. 3.41 and C = C(s) is that of Eq. 3.42 depicted in Fi-
gure 3.26.
The output Noise due to active feedback is:
VN,out√
∆f
= − A(f)HR4(f)
1 +A(f)B(f)C(f)
VN,R4√
∆f
− A(f)HR3(f)
1 +A(f)B(f)C(f)
VN,R3√
∆f
− A(f)C(f)
1 +A(f)B(f)C(f)
VN,EA(FB)√
∆f
(A.18)
that in the band of the regulator |T (s)| = |A(s)B(s)C(s)|  1 it reduces to
VN,out√
∆f
≈ − HR4(f)
B(f)C(f)
VN,R4√
∆f
− HR3(f)
B(f)C(f)
VN,R3√
∆f
− 1
B(f)
VN,EA(FB)√
∆f
(A.19)
The calculation of HR3 and HR4 is similar to that of R1 and R2 Noise in Appendix. A.6
because the two circuits (Figure 3.25 and Figure 3.18) are the same except for C4.
120 Appendix
R4 Noise
R4 Noise ”sees” substantially the same transfer function (HR4) of R2 Noise, so it seems
injected in an inverting integrator at medium-high frequencies, it is amplified by −R3
R4
at
medium frequency and then, when C3 starts to make effect, the transfer function decreases.
The difference is at low frequency, because C4 ”opens” the branch C4 −R4 at DC and so
the R4 Noise has no effect. It starts to have effect when C4 impedance is comparable to
R4 one. These explained effects leads to a transfer function of this type:
VFB
VN,R4
(s) = HR4(s) = −
sR3C4
(1 + sR4C4)(1 + sR3C3)
(A.20)
The total transfer function to output is obtained combining Eq. A.19 with Eq. A.20
and its shaping is shown in Figure A.25.
Name Vis R4
M1:s21i87762kHzs11i7014n
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R4sNOISE
SPOT
INTEGRATED
Fig. A.25: R4 Noise, R4 = 10kΩ, R3 = 100kΩ, C3 = 16pF , C4 = 10nF
R3 Noise
R3 Noise has the same transfer function (HR3) of R1 Noise, it is transferred with a unitary
gain at the VFB node until C3 shorts it, so the gain reduces definitively.
VFB
VN,R3
(s) = HR3(s) = −
1
1 + sR3C3
(A.21)
The total transfer function to output is obtained substituting Eq. A.21 in Eq. A.19
and its shaping is shown in Figure A.26.
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Fig. A.26: R4 Noise, R4 = 10kΩ, R3 = 100kΩ, C3 = 16pF , C4 = 10nF
Feedback Error Amplifier Noise
The EA(FB) contributes to the output Noise as in Eq. A.19, so its transfer function is
simply ≈ 1
B(s)
, in fact we recognize the shape of Figure 3.19 in Figure A.27.
M7:[3m63p78FHz[84m38pp8n
M8:[F9mp546FkHz[Bpm38p84n
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Fig. A.27: EA(FB) Noise, Vi,N/
√
∆f = 20nV/
√
Hz, R1 = 630kΩ, R2 = 200kΩ, CB =
1nF
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A.8 Miller Theorem
Av
Z
V1 V2
Z1 Z2
Fig. A.28: Miller Effect
If we have a ”longitudinal” bipole of impedance Z, Av = V2/V1 is the voltage gain,
we can substitute this bipole with two ”transverse” bipoles (one at input port and one at
output port) with impedance:
Z1 =
1
1−AvZ (A.22)
Z2 =
Av
Av − 1Z (A.23)
This is true if the voltage gain doesn’t vary appreciably after the substitution.
In practical cases we usually use this theorem to ”increase” a capacitor. We think
Z(s) =
1
sC
and Av < 0, in this case if Av  −1:
Z1 ≈ 1
s(CAv)
(A.24)
Z2 ≈ 1
sC
(A.25)
So at the input port the capacitor ”seems” increased and it ”seems” the same at the
output port.
A.9 MOS and BJT Noise
MOS transistor may be modeled for Noise analysis in two equivalent ways as in Fi-
gure A.29.
Mx
vN,Mx
Mx iN,Mx
Fig. A.29: MOS, equivalent Noise models
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Thermal Noise The model that shows the physical Noise phenomena is the ”Cur-
rent Model” where, for long-channel devices:
i2N
∆f
=
8
3
kTgm (A.26)
But in some cases is useful to use the equivalent ”Voltage Model” obtained by the
division by g2m:
v2N
∆f
=
8
3
kT
1
gm
(A.27)
so it’s like the device is an equivalent resistance of Req.MOS =
2
3
1
gm
.
Flicker Noise Flicker Noise is modeled, exactly as Thermal, with a current generator
between Source and Drain:
i2N,1/f
∆f
=
KfID
CoxL2
1
f
(A.28)
if we are interested in the equivalent input voltage Noise, we have to divide by g2m
(remember that gm =
√
2IDµCox(W/L)):
v2N,1/f
∆f
=
B
WL
1
f
(A.29)
where B =
Kf
2µC2ox
=
Kf
2CoxK ′
is a coefficient depending from a particular technology.
BJT transistor has its two equivalent Noise models of Figure A.30.
Tx
vN,Tx
Tx iN,Tx
Fig. A.30: BJT, equivalent Noise models
Neglecting the effect of the Shot Noise in the Base current, the ”Current Model” has
a Noise power:
i2N
∆f
= 2qIc (A.30)
The equivalent ”Voltage Model”, obtained by the division by g2m and observing that
gm =
Ic
VT
(VT = kT/q), has a Noise power:
v2N
∆f
= 4kT
1
2gm
(A.31)
so it’s like the device is an equivalent resistance of Req.BJT =
1
2gm
. BJT presents
generally a lower input Voltage Noise than MOS, due to the greater transconductance,
but the big problem is the Base Shot Noise.
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A.10 Gain Stage, Noise
A fundamental circuit to study Noise performance is a gain stage like a Common Emitter
stage (CE) or a Common Source stage (CS), we study the CE-stage because the presence
of Shot Noise in the base current (iN,B) and the finite input resistance (rpi) make more
complicated the calculation.
T1 iN,C
RE
iN,RE
iN,L
Vcc
LOAD
iN,B
RS
T1
RE
Vcc
LOAD
iN,in
RS vN,in
iN,out iN,out
Fig. A.31: CE stage, complete circuit and the equivalent input referred Noise model
The target is to have an equivalent input referred Noise model of the stage, so to
calculate vN,in and iN,in (notations are referred to Figure A.31). At first we concentrate
to vN,in, its main sources are iN,L, iN,C , iN,RE so we calculate their effect on iN,out using
the complete circuit:
i2N,out
∆f
=
i2N,L
∆f
+
(
1
1 + gmRE
)2 i2N,C
∆f
+
(
gmRE
1 + gmRE
)2 i2N,RE
∆f
(A.32)
Eq. A.32 may be found with the complete calculations using the AC -model, in prac-
tice there are two case of interest: Low degeneration gmRE  1 and High degeneration
gmRE  1.
Low degeneration in this case Eq. A.32 reduces to Eq. A.33
i2N,out
∆f
≈ i
2
N,L
∆f
+
i2N,C
∆f
+ (gmRE)
2
i2N,RE
∆f
(A.33)
iN,C tends to flow at the output and iN,RE tends to circle in RE and not to reach the
output.
High degeneration in this case Eq. A.32 reduces to Eq. A.34
i2N,out
∆f
≈ i
2
N,L
∆f
+
(
1
gmRE
)2 i2N,C
∆f
+
i2N,RE
∆f
(A.34)
iN,C tends to circle in the BJT and not to reach the output and iN,RE tends to flow
in the BJT and to reach the output (remember that iN,RE ∝ 1/
√
RE). So with high
degeneration iN,out is reduced (see Figure A.32).
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Fig. A.32: iN,out of a CE stage
Using the equivalent model (neglecting for the moment the effect of iN,in and conside-
ring RS  Rin−stage) the iN,out is:
i2N,out
∆f
= (gm,tot)
2
v2N,in
∆f
(A.35)
with
gm,tot =
gm
1 + gmRE
is the effective transconductance of the stage.
Equating Eq. A.35 with Eq. A.32 we find
v2N,in
∆f
=
(
1
gm,tot
)2 i2N,L
∆f
+
(
1
gm
)2 i2N,C
∆f
+
v2N,RE
∆f
(A.36)
An interesting thing is that RE influences directly the input with its voltage Noise and
this is bad because at high degeneration when RE is a big resistance we have vN,in ∝
√
RE
(see Figure A.33).
Therefore degeneration is suitable if we are interested at a low iN,out and is to avoid if
we are interested at a low vN,in.
As regards iN,B, its effect in iN,out is
i2N,out
∆f
= f(RE , RS)
i2N,B
∆f
(A.37)
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Fig. A.33: vN,in of a CE stage
with in the two cases of practical interest (considering also RS  RE):
f(RE , RS) =

(
gm(RS//rpi)
)2 ≈ (gmRS)2 if gmRE  1(
gm(RE//rpi)
1 + gm(RE//rpi)
)2
≈ 1 if gmRE  1
(A.38)
Instead, the effect on vN,in due to iN,B (so vN,in(B)) is
v2N,in(B)
∆f
= g(RE , RS)
i2N,B
∆f
(A.39)
with, as in the previous case:
g(RE , RS) =
{
(RS//rpi)
2 ≈ (RS)2 if gmRE  1
(RE)
2 if gmRE  1
(A.40)
A.10.1 Low degenerated CE stage
An important thing to keep in mind is that in the case of Low degeneration (or not
degeneration), we can confound iN,in ≈ iN,B, so there is a total effect on input voltage
Noise by the addition of effects of Eq. A.36 and Eq. A.39:
v2N,in(tot)
∆f
=
v2N,in
∆f
+ (RS//rpi)
2
i2N,B
∆f
(A.41)
and since gmRE  1 the Noise of RE is negligible respect the Noise iN,C and Eq. A.41
simplifies in
v2N,in(tot)
∆f
=
(
1
gm
)2( i2N,C
∆f
+
i2N,L
∆f
)
+ (RS//rpi)
2
i2N,B
∆f
(A.42)
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It is evident from Eq. A.42 that the iN,B may increase strongly the Noise. We may
calculate to which value of RS the Power of Base current Shot Noise is equal to the Power
of Collector current Shot Noise, considering RS  rpi and neglecting the contribution of
iN,L:
(
1
gm
)2 i2N,C
∆f
= (RS)
2
i2N,B
∆f(
1
gm
)2
(2qIC) = (RS)
2(2qIB)
therefore
RS =
√
β
gm
(A.43)
where β is the current gain of the BJT, with IC few or tens of µA, RS will be tens
or hundreds of kΩ that could be in some cases. The iN,B could be a serious problem
using Bipolars, this problem there isn’t using MOS because there isn’t a gate current of
polarization.
A.11 Current Mirror Noise
Another very important circuit is the Current Mirror, we study the Noise performance of
the Bipolar version because the MOS version is totally identical except for the absence of
Base current Shot Noise (remember that iN,C plays the role of iN,D with MOS, but Noise
formulas are different).
T2 T1
RERE
Vcc
Iref
Vcc
LOAD
Iout
T2 T1
RERE
Vcc
Iref
Vcc
LOAD
iN,C2
iN,B2
iN,RE
iN,C1
iN,RE
iN,B1
Fig. A.34: Bipolar Current Mirror, circuit and Noise sources
We are interested in the iN,out, so the best way to make the calculation is to transform
some Noise sources in their equivalent voltage Noise sources in the Base node of BJT T1,
as in Figure A.35, and then we know the behavior of the CE stage T1.
In Figure A.35, the contribution of iN,B2 is incorporated (but can be neglected) in
that of iN,C2 , we suppose gm(1) = gm(2) = gm and, as we have seen in the CE stage, the
equivalent voltage Noise sources are (see Eq. A.36):
v2N,C1
∆f
=
v2N,C2
∆f
=
(
1
gm
)2 i2N,C
∆f
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T1
RE
LOAD
RE
1/gm
vN,C2 vN,RE vN,RE vN,C1
iN,B1
iN,out
Fig. A.35: Bipolar Current Mirror, AC model
and
v2N,RE
∆f
= 4kTRE
For the contribute of iN,B1 , we can consider that no current flows into the base of T1
so all the current flows in the sum of three resistances 2RE + 1/gm and thus produce a
voltage Noise source at the base of T1:
v2N,B1
∆f
= (2RE + 1/gm)
2
i2N,B1
∆f
Now we know that the effective transconductance of T1 is
gm,tot =
gm
1 + gmRE
thus:
i2N,out
∆f
= (gm,tot)
2
(
2
v2N,C
∆f
+ 2
v2N,RE
∆f
+
v2N,B1
∆f
)
(A.44)
So, substituting:
i2N,out
∆f
= 2× 2qIC
(
1
1 + gmRE
)2
+ 2× 4kTRE
(
gm
1 + gmRE
)2
+ 2qIB
(
1 + 2gmRE
1 + gmRE
)2
(A.45)
Eq. A.45 predicts that if we make a strong degeneration (gmRE  1), iN,out could
be strongly decreased (very similar to Figure A.32) until the limit of iN,B1 . Theoretically
a MOS current mirror doesn’t suffer of this minimum limit but indeed it’s impossible to
eliminate at all the Noise. In practice MOS or Bipolar current mirror could reach the
same Noise performance.
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A.12 Transconductance of the Mirrored OTA with asym-
metric compensation
M5
Cc
VDD
M7
Rx
io(TOT)iHS
iLS
vgs(M4)
vgs(M8)
Fig. A.36: Output stage of the Mirrored OTA with asymmetric compensation
For the complete circuit see Figure 4.13.
The current of the high-side (iHS) is roughly:
iHS = −gm0
gm3
gm6
(
−vi,diff
2
)
(A.46)
The low-side current (iLS) can be calculated solving the following system (use the AC
model for the transistor M5):
iLS = vgs(M4)
1
Rx +
1
sCc
− gm5vgs(M5)
vgs(M5) = vgs(M4)
1
sCc
Rx +
1
sCc
(A.47)
it leads to:
iLS = −gm5
(
1− s Cc
gm5
)
(1 + sRxCc)
vgs(M4) (A.48)
with vgs(M4) = −
gm1
gm4
(
+
vi,diff
2
)
.
Thus the total output current is (consider gm1 = gm0, gm3 = gm4, gm5 = gm6, gm7 =
gm8):
io(TOT ) = iLS + iHS
=
1
2
gm1
gm4
gm5
(
1− s Cc
gm5
)
(1 + sRxCc)
+ gm6
 vi,diff (A.49)
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Name Rx
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...I0/M4/dxc 2000000
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...I0/M1/dxc 2000000
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...x/net07xc 2000000
100.0
40.0
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60.0
120.0
80.0
107104103 105 106100 fr101 102
iotTOT)
iLS
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freqtHz)
Fig. A.37: Example of io(TOT ) and iLS ,iHS
An example of the shaping of io(TOT ) is depicted in Figure A.37.
The transconductance of the OTA is:
gm(TOT ) =
io(TOT )
vi,diff
=
1
2
gm1
gm4
gm5
(
1− s Cc
gm5
)
(1 + sRxCc)
+ gm6
 (A.50)
Important is to note that in the two cases of low and medium frequency the total
transconductance becomes:
gm(TOT ) =

1
2
gm1
gm4
(gm5 + gm6) ≈ gm1
gm4
gm5 Low-frequency
1
2
gm1
gm4
(gm6 − 1/Rx) ≈ 1
2
gm1
gm4
gm6 Medium-frequency
(A.51)
so at medium frequency the total transconductance is only that of the High-side path,
therefore is halved. The same, obviously, it’s for the output current that reduces to
io(TOT ) ≈ iHS as depicted in Figure A.37.
A.13 PTAT and CTAT behaviors
How we can create a PTAT (Proportional To Absolute Temperature) or CTAT (Comple-
mentary To Absolute Temperature) reference?
The starting point is the relation IC − VBE of a Bipolar transistor:
IC(T ) = IS(T )e
VBE(T )
VT

(A.52)
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where IS(T ) = AeJS(T ) is the saturation current (Ae is the emitter area and JS(T ) is
the saturation current density), VT = kT/q is the Thermal Voltage.
The inverse relation is:
VBE(T ) = VT ln
(
IC(T )
IS(T )
)
(A.53)
• PTAT
Consider a structure like that of circuit in Figure 5.1, transistors T0 and T1 differs
only for the emitter area and the mirror current M2−M3 imposes IC0(T ) = IC1(T ).
The voltage drop on R1 is:
|∆VBE | = |VBE0 | − |VBE1 |
=
kT
q
ln
(
IC0(T )
AeJS(T )
nAeJS(T )
IC1(T )
)
=
kT
q
ln(n)
(A.54)
that is a PTAT voltage. Related to the voltage there is a PTAT current that is
simply:
IPTAT =
VR1
R1
=
|∆VBE |
R1
=
1
R1
kT
q
ln(n) (A.55)
The derivative in temperature is:
∂IPTAT
∂T
= +
1
R1
k
q
ln(n) (A.56)
• CTAT
Deepen the Eq. A.53, considering that IS(T ) = I0e
(
−
VG0
VT
)
(consider I0 independent
from the temperature in a first approximation, VG0 = 1.205V is the Bandgap of Si
at 0K):
VBE(T ) =
kT
q
ln
IC
I0
e
qVG0
kT

= VG0 − kT
q
ln
(
I0
IC
) (A.57)
so this is a CTAT behavior around the voltage shift VG0.
The derivative in temperature is:
∂VBE(T )
∂T
∣∣∣∣
T=T ∗
≈ −k
q
ln
(
I0
IC
)
=
VBE(T
∗)− VG0
T ∗
(A.58)
Considering the ambient temperature T ∗ = 300K and a classic VBE ≈ 0.6V , we can
calculate
∂VBE
∂T
(T ∗ = 300K) ≈ 0.6− 1.205
300
≈ −2mV/K that is a useful value to
start with a manual design.

Ringraziamenti
Vorrei fare un sincero ringraziamento a:
• Prof. Andrea Neviani e Infineon Technologies per avermi dato la possibilita` di fare
questa bella e professionale esperienza.
• Marco Piselli e Marco Flaibani per avermi costantemente seguito, aiutato e avermi
dato brillanti suggerimenti per questo lavoro.
• Tutto il team STANDARD e soprattutto il LINEAR TEAM per avermi fatto passare
dei bei momenti e per avermi sempre aiutato ed avermi trasmesso molte conoscenze.
• Alla mia famiglia per avermi sempre supportato e incoraggiato in questo lungo per-
corso.
• Ai miei amici e a Fanny per essere sempre presenti in tutti gli altri aspetti indis-
pensabili e complementari allo studio e al lavoro.
Padova, 10 marzo 2015
Luca Oripoli
133

Bibliography
[1] Paul Brokaw. ”A Simple Three-Terminal IC Bandgap Reference”. In IEEE JOUR-
NAL OF SOLID–STATE CIRCUITS, volume SC–9, pages 388–393, december 1974.
[2] David Meintrup Georg Denk and Stefan Scha¨ﬄer. ”Transient Noise Simulation: Mod-
eling and Simulation of 1/f–Noise”. pages 1–17.
[3] Guen-Soon Kang Joon-Jea Sung and Suki Kim. ”A Transient Noise Model
for Frequency–Dependent Noise Sources”. In IEEE TRANSACTIONS ON
COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,
volume 22, pages 1097–1104, august 2003.
[4] Sh. Kogan. ”Electronic noise and fluctuations in solids”. Cambridge University Press,
1996.
[5] R. D. Middlebrook. ”Measurement of Loop Gain in Feedback Systems”. In Int. J.
Electronics, volume 38, pages 485–512, december 1975.
[6] Edoardo Milotti. ”1/f noise: a pedagogical review.”. Dipartimento di Fisica,
Universita` di Udine and I.N.F.N. Sezione di Trieste.
[7] Stephen H. Lewis Robert G. Meyer Paul R. Gray, Paul J. Hurst. ”ANALYSIS AND
DESIGN OF ANALOG INTEGRATED CIRCUITS”. JOHN WILEY & SONS, INC.,
5 edition, 2010.
[8] Alberto Pullia and Stefano Riboldi. ”Time–Domain Simulation of Electronic Noises”.
In IEEE TRANSACTIONS ON NUCLEAR SCIENCE, volume 51, pages 1817–1823,
august 2004.
[9] Veljko Radeka. ”1/|f| NOISE IN PHYSICAL MEASUREMENTS”. Brookhaven
National Laboratory, Upton, N. Y.
[10] Behzad Razavi. ”Design of Analog CMOS Integrated Circuits”. McGraw–Hill.
[11] Gabriel Alfonso Rinco´n-Mora. ”ANALOG IC DESIGN with LOW–DROPOUT REG-
ULATORS”. McGraw–Hill, 2009.
[12] Chris Wang Siew K. Hoon Wonseok Oh, Bertan Bakkaloglu. ”A CMOS Low Noise,
Chopper Stabilized Low–Dropout Regulator With Current–Mode Feedback Error
Amplifier”. In IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, volume 55,
pages 3006–3015, november 2008.
[13] Meng Chen Yacong Zhang Zhongjian Chen Yongqiang Xiao, Wengao Lu. ”A Low
Noise, Fast Set-up Low–Dropout Regulator in 65nm Technology”. Key Laboratory of
Microelectronic Devices and Circuits, Department of Microelectronics, Peking Uni-
versity, Beijing, China.
135
